

20-Pin Flash-Based, 8-Bit CMOS Microcontrollers

High-Performance RISC CPU

- Only 35 Instructions to Learn:
- All single-cycle instructions except branches
- · Operating Speed:
 - DC 20 MHz oscillator/clock input
 - DC 200 ns instruction cycle
- · Interrupt Capability
- 8-Level Deep Hardware Stack
- Direct, Indirect and Relative Addressing modes

Special Microcontroller Features

- Precision Internal Oscillator:
- Factory calibrated to ± 1%
- Software selectable frequency range of 8 MHz to 32 kHz
- Software tunable
- Two-Speed Start-up mode
- Crystal fail detect for critical applications
- Clock mode switching during operation for power savings
- Power-Saving Sleep mode
- Wide Operating Voltage Range (2.0V-5.5V)
- Industrial and Extended Temperature Range
- Power-on Reset (POR)
- Power-up Timer (PWRTE) and Oscillator Start-up Timer (OST)
- Brown-out Reset (BOR) with Software Control
 Option
- Enhanced Low-Current Watchdog Timer (WDT) with On-Chip Oscillator (Software selectable nominal 268 Seconds with Full Prescaler) with Software Enable
- Multiplexed Master Clear/Input Pin
- Programmable Code Protection
- High Endurance Flash/EEPROM Cell:
 - 100,000 write Flash endurance
 - 1,000,000 write EEPROM endurance
 - Flash/Data EEPROM retention: > 40 years
- Enhanced USART Module:
 - Supports RS-485, RS-232 and LIN 2.0
 - Auto-Baud Detect
 - Auto-wake-up on Start bit

Low-Power Features

- Standby Current:
 - 50 nA @ 2.0V, typical
- Operating Current:
 - 11 μA @ 32 kHz, 2.0V, typical
 - 220 $\mu A @$ 4 MHz, 2.0V, typical
- Watchdog Timer Current:
 - <1 μ A @ 2.0V, typical

Peripheral Features

- 17 I/O Pins and 1 Input-Only Pin:
 - High current source/sink for direct LED drive
 - Interrupt-on-Change pin
 - Individually programmable weak pull-ups
 - Ultra Low-Power Wake-up (ULPWU)
- Analog Comparator Module with:
 - Two analog comparators
 - Programmable on-chip voltage reference (CVREF) module (% of VDD)
 - Comparator inputs and outputs externally accessible
 - SR Latch mode
 - Timer 1 Gate Sync Latch
- Fixed 0.6V VREF
- A/D Converter:
 - 10-bit resolution and 12 channels
- Timer0: 8-Bit Timer/Counter with 8-Bit Programmable Prescaler
- Enhanced Timer1:
 - 16-bit timer/counter with prescaler
 - External Timer1 Gate (count enable)
 - Option to use OSC1 and OSC2 in LP mode as Timer1 oscillator if INTOSC mode selected
- Timer2: 8-Bit Timer/Counter with 8-Bit Period Register, Prescaler and Postscaler
- Enhanced Capture, Compare, PWM+ Module:
 - 16-bit Capture, max resolution 12.5 ns
 - Compare, max resolution 200 ns
 - 10-bit PWM with 1, 2 or 4 output channels, programmable "dead time", max frequency 20 kHz
 - PWM output steering control
- Synchronous Serial Port (SSP):
 Spl. mode (Master and Slave)
- SPI mode (Master and Slave)
 I²C[™] (Master/Slave modes):
- I²C[™] address mask
- In-Circuit Serial Programming[™] (ICSP[™]) via Two Pins

Device	Program Memory	Data N	lemory	emory /		Comparators	Timers	SSP	ECCP+	EUSART	
Device	Flash (words)	SRAM (bytes)	EEPROM (bytes)	1/0	(ch)	Comparators	8/16-bit	3 5 F	ECCFŦ	EUSARI	
PIC16F631	1024	64	128	18	—	2	1/1	No	No	No	
PIC16F677	2048	128	256	18	12	2	1/1	Yes	No	No	
PIC16F685	4096	256	256	18	12	2	2/1	No	Yes	No	
PIC16F687	2048	128	256	18	12	2	1/1	Yes	No	Yes	
PIC16F689	4096	256	256	18	12	2	1/1	Yes	No	Yes	
PIC16F690	4096	256	256	18	12	2	2/1	Yes	Yes	Yes	

PIC16F631 Pin Diagram




TABLE 1: PIC16F631 PIN SUMMARY

I/O	Pin	Analog	Comparators	Timers	Interrupt	Pull-up	Basic
RA0	19	AN0/ULPWU	C1IN+	—	IOC	Y	ICSPDAT
RA1	18	AN1	C12IN0-		IOC	Y	ICSPCLK
RA2	17	_	C1OUT	T0CKI	IOC/INT	Y	—
RA3	4	—	—	—	IOC	Y(1)	MCLR/Vpp
RA4	3	—	—	T1G	IOC	Y	OSC2/CLKOUT
RA5	2		—	T1CKI	IOC	Y	OSC1/CLKIN
RB4	13		—	—	IOC	Y	—
RB5	12	—	—	—	IOC	Y	—
RB6	11	—	—	—	— IOC Y		—
RB7	10		—	_	IOC	Y	—
RC0	16	AN4	C2IN+	—	_	—	—
RC1	15	AN5	C12IN1-	_			—
RC2	14	AN6	C12IN2-	—		_	—
RC3	7	AN7	C12IN3-				—
RC4	6		C2OUT	—			—
RC5	5		—				—
RC6	8	—		—	_	—	—
RC7	9					_	—
—	1			_		_	Vdd
—	20	_		_		_	Vss

Note 1: Pull-up enabled only with external MCLR configuration.

PIC16F677 Pin Diagram

20-pin PDIP, SOIC, SSOP	
VDD	15 → RC1/AN5/C12IN1-

TABLE 2: PIC16F631 PIN SUMMARY

I/O	Pin	Analog	Comparators	Timers	Interrupt	Pull-up	Basic			
RA0	19	AN0/ULPWU	C1IN+	—	IOC	Y	ICSPDAT			
RA1	18	AN1	C12IN0-		IOC	Y	ICSPCLK			
RA2	17	—	C1OUT	T0CKI	IOC/INT	Y	—			
RA3	4	—	—	—	IOC	Y(1)	MCLR/VPP			
RA4	3	—	—	T1G	IOC	Y	OSC2/CLKOUT			
RA5	2	—	—	T1CKI	IOC	Y	OSC1/CLKIN			
RB4	13		—	—	IOC	Y	—			
RB5	12	_	—	—	IOC	Y	—			
RB6	11		—	—	IOC	Y	—			
RB7	10		—		IOC	Y	—			
RC0	16	AN4	C2IN+	—			—			
RC1	15	AN5	C12IN1-	_			—			
RC2	14	AN6	C12IN2-				—			
RC3	7	AN7	C12IN3-				—			
RC4	6	_	C2OUT	_	_	_	—			
RC5	5		—				—			
RC6	8		_	_		_	_			
RC7	9	_				—	—			
	1					-	Vdd			
_	20			_	_	_	Vss			

Note 1: Pull-up enabled only with external MCLR configuration.

PIC16F685 Pin Diagram

20-pin PDIP, SOIC, SSOP	
$VDD \longrightarrow \begin{bmatrix} 1\\ RA5/T1CKI/OSC1/CLKIN & \\ 2\\ RA4/AN3/T1G/OSC2/CLKOUT & \\ 3\\ RA3/MCLR/VPP \longrightarrow \begin{bmatrix} 4\\ RC5/CCP1/P1A & \\ 5\\ RC4/C2OUT/P1B & \\ 6\\ RC3/AN7/C12IN3-/P1C & \\ 7\\ RC6/AN8 & \\ 8\\ RC7/AN9 & \\ 9\\ RB7 & \\ 10\\ \end{bmatrix}$	20 4 Vss 19 4 RA0/AN0/C1IN+/ICSPDAT/ULPWU 18 4 RA1/AN1/C12IN0-/VREF/ICSPCLK 50 17 4 RA2/AN2/T0CKI/INT/C1OUT 16 4 RC0/AN4/C2IN+ 15 4 RC0/AN4/C2IN+ 15 4 RC1/AN5/C12IN1- 14 4 RC2/AN6/C12IN2-/P1D 13 4 RB4/AN10 12 4 RB5/AN11 11 4 RB6

TABLE 3: PIC16F685 PIN SUMMARY

I/O	Pin	Analog	Comparators	Timers	ECCP	Interrupt	Pull-up	Basic
RA0	19	AN0/ULPWU	C1IN+	_	_	IOC	Y	ICSPDAT
RA1	18	AN1/VREF	C12IN0-	_	—	IOC	Y	ICSPCLK
RA2	17	AN2	C1OUT	T0CKI	—	IOC/INT	Y	—
RA3	4	—	—	_	—	IOC	Y(1)	MCLR/Vpp
RA4	3	AN3	—	T1G	—	IOC	Y	OSC2/CLKOUT
RA5	2		—	T1CKI	—	IOC	Y	OSC1/CLKIN
RB4	13	AN10	—	—	—	IOC	Y	—
RB5	12	AN11	—		—	IOC	Y	—
RB6	11		—		—	IOC	Y	—
RB7	10		—		_	IOC	Y	—
RC0	16	AN4	C2IN+	—	_			—
RC1	15	AN5	C12IN1-		_			—
RC2	14	AN6	C12IN2-		P1D			—
RC3	7	AN7	C12IN3-	_	P1C			—
RC4	6		C2OUT	_	P1B			—
RC5	5	_	—		CCP1/P1A		_	—
RC6	8	AN8	—	—	—	_	—	—
RC7	9	AN9			_	_	_	—
—	1		_			_	_	Vdd
—	20		_	_	_	_	_	Vss

Note 1: Pull-up activated only with external MCLR configuration.

PIC16F687/689 Pin Diagram





TABLE 4: PIC16F687/689 PIN SUMMARY

I/O	Pin	Analog	Comparators	Timers	EUSART	SSP	Interrupt	Pull-up	Basic
RA0	19	AN0/ULPWU	C1IN+		—	_	IOC	Y	ICSPDAT
RA1	18	AN1/VREF	C12IN0-	—	—	—	IOC	Y	ICSPCLK
RA2	17	AN2	C1OUT	T0CKI	—	—	IOC/INT	Y	
RA3	4	—	—	—	—		IOC	Y(1)	MCLR/Vpp
RA4	3	AN3	—	T1G	—	_	IOC	Y	OSC2/CLKOUT
RA5	2	—	—	T1CKI	—	_	IOC	Y	OSC1/CLKIN
RB4	13	AN10	—	_	—	SDI/SDA	IOC	Y	—
RB5	12	AN11	—	—	RX/DT		IOC	Y	—
RB6	11	—	—	—	—	SCL/SCK	IOC	Y	—
RB7	10	—	—	_	TX/CK		IOC	Y	—
RC0	16	AN4	C2IN+	—	_				—
RC1	15	AN5	C12IN1-	_	_				—
RC2	14	AN6	C12IN2-	—	—			_	—
RC3	7	AN7	C12IN3-	—	—			—	—
RC4	6	_	C2OUT	—					—
RC5	5	_	—	_	_				—
RC6	8	AN8	—	—	—	SS	—		—
RC7	9	AN9	—		_	SDO	_		—
—	1	—	—		_		_		Vdd
—	20	—	—						Vss

Note 1: Pull-up activated only with external MCLR configuration.

PIC16F690 Pin Diagram (PDIP, SOIC, SSOP)



TABL	E 5:	PIC16F	690 PIN SUM	MARY						
I/O	Pin	Analog	Comparators	Timers	ECCP	EUSART	SSP	Interrupt	Pull-up	Basic
RA0	19	AN0/ULPWU	C1IN+	—	—	_	—	IOC	Y	ICSPDAT
RA1	18	AN1/VREF	C12IN0-	—	_	_	—	IOC	Y	ICSPCLK
RA2	17	AN2	C1OUT	T0CKI	_	_	—	IOC/INT	Y	
RA3	4	—	—	—	_		_	IOC	Y(1)	MCLR/VPP
RA4	3	AN3	—	T1G	_	—	—	IOC	Y	OSC2/CLKOUT
RA5	2	—	—	T1CKI	_	_	—	IOC	Y	OSC1/CLKIN
RB4	13	AN10	—	—	_	—	SDI/SDA	IOC	Y	—
RB5	12	AN11	—	—	_	RX/DT	—	IOC	Y	
RB6	11	—	—	—	_		SCL/SCK	IOC	Y	
RB7	10	—	—	—		TX/CK	_	IOC	Y	
RC0	16	AN4	C2IN+	_	_		_		_	
RC1	15	AN5	C12IN1-	—	_	_	—	_	_	_
RC2	14	AN6	C12IN2-	—	P1D		_		_	
RC3	7	AN7	C12IN3-	—	P1C	_	—	-	_	_
RC4	6		C2OUT	—	P1B	_	—	_	_	_
RC5	5	_	—	—	CCP1/P1A	_	—	_	_	_
RC6	8	AN8	—	—	—	—	SS	—	—	—
RC7	9	AN9		—	_	_	SDO	_	_	
	1			—	_	_	—	_		Vdd
_	20	_	_	—	_	_	—	_	—	Vss
Note 1	I: Pul	I-up activated on	ly with external I	MCLR co	nfiguration.					

PIC16F631/677/685/687/689/690 Pin Diagram (QFN)




Table of Contents

1.0	Device Overview	9
2.0	Memory Organization	24
3.0	Oscillator Module (With Fail-Safe Clock Monitor)	45
4.0	I/O Ports	
5.0	Timer0 Module	79
6.0	Timer1 Module with Gate Control	82
7.0	Timer2 Module	89
8.0	Comparator Module	91
9.0	Analog-to-Digital Converter (ADC) Module	
10.0	Data EEPROM and Flash Program Memory Control	117
11.0	Enhanced Capture/Compare/PWM Module	125
12.0	Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART)	148
13.0	SSP Module Overview	175
14.0	Special Features of the CPU	193
15.0	Instruction Set Summary	212
16.0	Development Support	
17.0	Electrical Specifications	
18.0	DC and AC Characteristics Graphs and Tables	258
19.0	Packaging Information	285
The M	Vicrochip Web Site	295
	omer Change Notification Service	
Custo	omer Support	295
Produ	uct Identification System	296

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via Email at docerrors@microchip.com. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000000A is version A of document DS30000000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

Microchip's Worldwide Web site; http://www.microchip.com

Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

1.0 DEVICE OVERVIEW

The PIC16F631/677/685/687/689/690 devices are covered by this data sheet. They are available in 20-pin PDIP, SOIC, TSSOP and QFN packages.

Block Diagrams and pinout descriptions of the devices are as follows:

- PIC16F631 (Figure 1-1, Table 1-1)
- PIC16F677 (Figure 1-2, Table 1-2)
- PIC16F685 (Figure 1-3, Table 1-3)
- PIC16F687/PIC16F689 (Figure 1-4, Table 1-4)
- PIC16F690 (Figure 1-5, Table 1-5)






FIGURE 1-2: PIC16F677 BLOCK DIAGRAM








FIGURE 1-4: PIC16F687/PIC16F689 BLOCK DIAGRAM




TABLE 1-1: PINOUT DESCRIPTION – PIC16F631

Name	Function	Input Type	Output Type	Description
RA0/C1IN+/ICSPDAT/ULPWU	RA0	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-change Individually enabled pull-up.
	C1IN+	AN	—	Comparator C1 non-inverting input.
	ICSPDAT	ST	CMOS	ICSP™ Data I/O.
	ULPWU	AN		Ultra Low-Power Wake-up input.
RA1/C12IN0-/ICSPCLK	RA1	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-change Individually enabled pull-up.
	C12IN0-	AN	_	Comparator C1 or C2 inverting input.
	ICSPCLK	ST	—	ICSP™ clock.
RA2/T0CKI/INT/C1OUT	RA2	ST	CMOS	General purpose I/O. Individually controlled interrupt-on-change Individually enabled pull-up.
	T0CKI	ST	—	Timer0 clock input.
	INT	ST	—	External interrupt pin.
	C10UT		CMOS	Comparator C1 output.
RA3/MCLR/Vpp	RA3	TTL	—	General purpose input. Individually controlled interrupt-on- change.
	MCLR	ST	_	Master Clear with internal pull-up.
	VPP	ΗV	_	Programming voltage.
RA4/T1G/OSC2/CLKOUT	RA4	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-change Individually enabled pull-up.
	T1G	ST	—	Timer1 gate input.
	OSC2	_	XTAL	Crystal/Resonator.
	CLKOUT	_	CMOS	Fosc/4 output.
RA5/T1CKI/OSC1/CLKIN	RA5	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-change Individually enabled pull-up.
	T1CKI	ST	—	Timer1 clock input.
	OSC1	XTAL	_	Crystal/Resonator.
	CLKIN	ST	—	External clock input/RC oscillator connection.
RB4	RB4	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-change Individually enabled pull-up.
RB5	RB5	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-change Individually enabled pull-up.
RB6	RB6	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-change Individually enabled pull-up.
RB7	RB7	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-change Individually enabled pull-up.
RC0/C2IN+	RC0	ST	CMOS	General purpose I/O.
	C2IN+	AN	_	Comparator C2 non-inverting input.
RC1/C12IN1-	RC1	ST	CMOS	General purpose I/O.
	C12IN1-	AN	1 —	Comparator C1 or C2 inverting input.
RC2/C12IN2-	RC2	ST	CMOS	General purpose I/O.
	C12IN2-	AN	_	Comparator C1 or C2 inverting input.
RC3/C12IN3-	RC3	ST	CMOS	General purpose I/O.
	C12IN3-	AN	—	Comparator C1 or C2 inverting input.
RC4/C2OUT	RC4	ST	CMOS	General purpose I/O.
	C2OUT	—	CMOS	Comparator C2 output.
RC5	RC5	ST	CMOS	General purpose I/O.
Legend: AN = Analog inpu TTL = TTL compat HV = High Voltage	ible input	ST=		compatible input or output Trigger input with CMOS levels

Name	Function	Input Type	Output Type	Description
RC6	RC6	ST	CMOS	General purpose I/O.
RC7	RC7	ST	CMOS	General purpose I/O.
Vss	Vss	Power	_	Ground reference.
VDD	Vdd	Power	_	Positive supply.
Legend: AN = Analog input	t or output	CMOS	=CMOS of	compatible input or output

TABLE 1-1: PINOUT DESCRIPTION – PIC16F631 (CONTINUED)

TTL = TTL compatible input

HV = High Voltage

ST= Schmitt Trigger input with CMOS levels XTAL= Crystal

TABLE 1-2: PINOUT DESCRIPTION – PIC16F677

Name	Function	Input Type	Output Type	Description
RA0/AN0/C1IN+/ICSPDAT/ ULPWU	RA0	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-change Individually enabled pull-up.
	AN0	AN	_	A/D Channel 0 input.
	C1IN+	AN	_	Comparator C1 non-inverting input.
	ICSPDAT	ST	CMOS	ICSP™ Data I/O.
	ULPWU	AN	_	Ultra Low-Power Wake-up input.
RA1/AN1/C12IN0-/VREF/ ICSPCLK	RA1	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-change Individually enabled pull-up.
	AN1	AN	_	A/D Channel 1 input.
	C12IN0-	AN	_	Comparator C1 or C2 inverting input.
	VREF	AN	—	External Voltage Reference for A/D.
	ICSPCLK	ST	_	ICSP™ clock.
RA2/AN2/T0CKI/INT/C1OUT	RA2	ST	CMOS	General purpose I/O. Individually controlled interrupt-on-change Individually enabled pull-up.
	AN2	AN	_	A/D Channel 2 input.
	T0CKI	ST	_	Timer0 clock input.
	INT	ST	_	External interrupt pin.
	C10UT		CMOS	Comparator C1 output.
RA3/MCLR/Vpp	RA3	TTL	—	General purpose input. Individually controlled interrupt-on- change.
	MCLR	ST	_	Master Clear with internal pull-up.
	VPP	ΗV	_	Programming voltage.
RA4/AN3/T1G/OSC2/CLKOUT	RA4	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-change Individually enabled pull-up.
	AN3	AN	—	A/D Channel 3 input.
	T1G	ST	—	Timer1 gate input.
	OSC2	—	XTAL	Crystal/Resonator.
	CLKOUT	—	CMOS	Fosc/4 output.
RA5/T1CKI/OSC1/CLKIN	RA5	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-change Individually enabled pull-up.
	T1CKI	ST	—	Timer1 clock input.
	OSC1	XTAL	_	Crystal/Resonator.
	CLKIN	ST	_	External clock input/RC oscillator connection.
RB4/AN10/SDI/SDA	RB4	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-change Individually enabled pull-up.
	AN10	AN	_	A/D Channel 10 input.
	SDI	ST	_	SPI data input.
	SDA	ST	OD	I ² C [™] data input/output.
RB5/AN11	RB5	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-change Individually enabled pull-up.
	AN11	AN	_	A/D Channel 11 input.
RB6/SCK/SCL	RB6	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-change Individually enabled pull-up.
	SCK	ST	CMOS	SPI clock.
	SCL	ST	OD	I ² C [™] clock.
Legend: AN = Analog inpu TTL = TTL compat HV = High Voltage	ible input	ST=		compatible input or output Trigger input with CMOS levels

Name	Function	Input Type	Output Type	Description
RB7	RB7	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-change. Individually enabled pull-up.
RC0/AN4/C2IN+	RC0	ST	CMOS	General purpose I/O.
	AN4	AN	—	A/D Channel 4 input.
	C2IN+	AN	—	Comparator C2 non-inverting input.
RC1/AN5/C12IN1-	RC1	ST	CMOS	General purpose I/O.
	AN5	AN	—	A/D Channel 5 input.
	C12IN1-	AN	—	Comparator C1 or C2 inverting input.
RC2/AN6/C12IN2-	RC2	ST	CMOS	General purpose I/O.
	AN6	AN	—	A/D Channel 6 input.
	C12IN2-	AN	—	Comparator C1 or C2 inverting input.
RC3/AN7/C12IN3-	RC3	ST	CMOS	General purpose I/O.
	AN7	AN	—	A/D Channel 7 input.
	C12IN3-	AN	—	Comparator C1 or C2 inverting input.
RC4/C2OUT	RC4	ST	CMOS	General purpose I/O.
	C2OUT	—	CMOS	Comparator C2 output.
RC5	RC5	ST	CMOS	General purpose I/O.
RC6/AN8/SS	RC6	ST	CMOS	General purpose I/O.
	AN8	AN	—	A/D Channel 8 input.
	SS	ST	—	Slave Select input.
RC7/AN9/SDO	RC7	ST	CMOS	General purpose I/O.
	AN9	AN	—	A/D Channel 9 input.
	SDO	—	CMOS	SPI data output.
Vss	Vss	Power	_	Ground reference.
Vdd	Vdd	Power	_	Positive supply.

TABLE 1-2: PINOUT DESCRIPTION – PIC16F677 (CONTINUED)

Legend: AN = Analog input or output

TTL = TTL compatible input

HV = High Voltage

XTAL= Crystal

CMOS=CMOS compatible input or output

ST= Schmitt Trigger input with CMOS levels

TABLE 1-3: PINOUT DESCRIPTION – PIC16F685

ULPWU	RA0 AN0 C1IN+ CSPDAT JLPWU RA1 AN1 C12IN0- VREF CSPCLK	TTL AN AN TTL AN TTL AN AN	CMOS — CMOS — CMOS	General purpose I/O. Individually controlled interrupt-on- change. Individually enabled pull-up. A/D Channel 0 input. Comparator C1 positive input. ICSP™ Data I/O. Ultra Low-Power Wake-up input. General purpose I/O. Individually controlled interrupt-on- change. Individually enabled pull-up.
C IC: UU RA1/AN1/C12IN0-/VREF/ICSPCLK C C RA2/AN2/T0CKI/INT/C1OUT T C RA3/MCLR/VPP RA4/AN3/T1G/OSC2/CLKOUT	C1IN+ CSPDAT JLPWU RA1 AN1 C12IN0- VREF CSPCLK	AN TTL AN TTL AN	— CMOS —	Comparator C1 positive input. ICSP™ Data I/O. Ultra Low-Power Wake-up input. General purpose I/O. Individually controlled interrupt-on-
IC: UI RA1/AN1/C12IN0-/VREF/ICSPCLK C C: RA2/AN2/T0CKI/INT/C1OUT T C RA3/MCLR/VPP RA4/AN3/T1G/OSC2/CLKOUT	AN1 AN1 C12INO- VREF CSPCLK	TTL AN TTL AN	CMOS	ICSP™ Data I/O. Ultra Low-Power Wake-up input. General purpose I/O. Individually controlled interrupt-on-
RA1/AN1/C12IN0-/VREF/ICSPCLK	AN1 AN1 C12INO- VREF CSPCLK	AN TTL AN	_	Ultra Low-Power Wake-up input. General purpose I/O. Individually controlled interrupt-on-
RA1/AN1/C12IN0-/VREF/ICSPCLK C C C RA2/AN2/T0CKI/INT/C1OUT C RA3/MCLR/VPP N RA4/AN3/T1G/OSC2/CLKOUT	RA1 AN1 C12IN0- VREF CSPCLK	TTL AN	 CMOS	General purpose I/O. Individually controlled interrupt-on-
RA2/AN2/T0CKI/INT/C1OUT	AN1 C12IN0- VREF CSPCLK	AN	CMOS	
RA2/AN2/T0CKI/INT/C1OUT	C12IN0- VREF CSPCLK			change. marriadany enabled pan-ap.
RA2/AN2/T0CKI/INT/C1OUT	VREF SPCLK	AN	—	A/D Channel 1 input.
IC: RA2/AN2/T0CKI/INT/C1OUT I T C RA3/MCLR/VPP I RA4/AN3/T1G/OSC2/CLKOUT	SPCLK		_	Comparator C1 or C2 negative input.
RA2/AN2/T0CKI/INT/C1OUT		AN	_	External Voltage Reference for A/D.
RA3/MCLR/Vpp		ST	_	ICSP™ clock.
RA3/MCLR/Vpp	RA2	ST	CMOS	General purpose I/O. Individually controlled interrupt-on- change. Individually enabled pull-up.
RA3/MCLR/VPP	AN2	AN	_	A/D Channel 2 input.
RA3/MCLR/Vpp	T0CKI	ST		Timer0 clock input.
RA3/MCLR/Vpp	INT	ST	_	External interrupt pin.
RA4/AN3/T1G/OSC2/CLKOUT	C1OUT		CMOS	Comparator C1 output.
RA4/AN3/T1G/OSC2/CLKOUT	RA3	TTL	_	General purpose input. Individually controlled interrupt-on- change.
	MCLR	ST	_	Master Clear with internal pull-up.
	Vpp	ΗV	_	Programming voltage.
	RA4	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on- change. Individually enabled pull-up.
	AN3	AN	_	A/D Channel 3 input.
	T1G	ST	_	Timer1 gate input.
(OSC2		XTAL	Crystal/Resonator.
CL	LKOUT	_	CMOS	Fosc/4 output.
RA5/T1CKI/OSC1/CLKIN	RA5	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on- change. Individually enabled pull-up.
Т	T1CKI	ST	_	Timer1 clock input.
	OSC1	XTAL		Crystal/Resonator.
C	CLKIN	ST		External clock input/RC oscillator connection.
RB4/AN10	RB4	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on- change. Individually enabled pull-up.
	AN10	AN	—	A/D Channel 10 input.
RB5/AN11	RB5	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on- change. Individually enabled pull-up.
	AN11	AN		A/D Channel 11 input.
RB6	RB6	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on- change. Individually enabled pull-up.
RB7	RB7	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on- change. Individually enabled pull-up.
RC0/AN4/C2IN+	RC0	ST	CMOS	General purpose I/O.
	AN4	AN	_	A/D Channel 4 input.
C	C2IN+	AN	_	Comparator C2 positive input.
Legend: AN = Analog input or ou	utput	CMOS=	CMOS co	mpatible input or output

Name	Function	Input Type	Output Type	Description			
RC1/AN5/C12IN1-	RC1	ST	CMOS	General purpose I/O.			
	AN5	AN	_	A/D Channel 5 input.			
	C12IN1-	AN		Comparator C1 or C2 negative input.			
RC2/AN6/C12IN2-/P1D	RC2	ST	CMOS	General purpose I/O.			
	AN6	AN	_	A/D Channel 6 input.			
	C12IN2-	AN	_	Comparator C1 or C2 negative input.			
	P1D	_	CMOS	PWM output.			
RC3/AN7/C12IN3-/P1C	RC3	ST	CMOS	General purpose I/O.			
	AN7	AN	_	A/D Channel 7 input.			
	C12IN3-	AN		Comparator C1 or C2 negative input.			
	P1C	_	CMOS	PWM output.			
RC4/C2OUT/P1B	RC4	ST	CMOS	General purpose I/O.			
	C2OUT	_	CMOS	Comparator C2 output.			
	P1B	_	CMOS	PWM output.			
RC5/CCP1/P1A	RC5	ST	CMOS	General purpose I/O.			
	CCP1	ST	CMOS	Capture/Compare input.			
	P1A	ST	CMOS	PWM output.			
RC6/AN8	RC6	ST	CMOS	General purpose I/O.			
	AN8	AN	_	A/D Channel 8 input.			
RC7/AN9	RC7	ST	CMOS	General purpose I/O.			
	AN9	AN	_	A/D Channel 9 input.			
Vss	Vss	Power	_	Ground reference.			
Vdd	Vdd	Power	—	Positive supply.			

TABLE 1-3: PINOUT DESCRIPTION – PIC16F685 (CONTINUED)

HV = High Voltage

TTL = TTL compatible input ST= Schmitt Trigger input with CMOS levels XTAL= Crystal

TABLE 1-4: PINOUT DESCRIPTION – PIC16F687/PIC16F689

Name	Function	Input Type	Output Type	Description				
RA0/AN0/C1IN+/ICSPDAT/ ULPWU	RA0	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on- change. Individually enabled pull-up.				
	AN0	AN	—	A/D Channel 0 input.				
	C1IN+	AN	_	Comparator C1 positive input.				
	ICSPDAT	TTL	CMOS	ICSP™ Data I/O.				
	ULPWU	AN	TypeTypeDescriptionTTLCMOSGeneral purpose I/O. Individually controlled interrupt-on- change. Individually enabled pull-up.ANA/D Channel 0 input.ANComparator C1 positive input.TTLCMOSICSP™ Data I/O.ANUltra Low-Power Wake-up input.TTLCMOSGeneral purpose I/O. Individually controlled interrupt-on- change. Individually enabled pull-up.ANA/D Channel 1 input.ANComparator C1 or C2 negative input.ANComparator C1 or C2 negative input.ANExternal Voltage Reference for A/D.STICSP™ clock.STICSP™ clock.STTimer0 clock input.STTimer0 clock input.STExternal InterruptCMOSComparator C1 output.TTLGeneral purpose input. Individually controlled interrupt-on-change.STTimer0 clock input.TTLGeneral purpose input. Individually controlled interrupt-on-change.STMaster Clear with internal pull-up.HVProgramming voltage.TTLGeneral purpose I/O. Individually controlled interrupt-on- change. Individually enabled pull-up.ANA/D Channel 3 input.STTimer1 gate inputCMOSGeneral purpose I/O. Individually controlled interrupt-on- change. Individually enabled pull-up. </td					
RA1/AN1/C12IN0-/VREF/ICSPCLK	RA1	TTL	CMOS					
	AN1	AN		A/D Channel 1 input.				
	C12IN0-	AN	—					
	Vref	AN		External Voltage Reference for A/D.				
	ICSPCLK	ST		ICSP™ clock.				
RA2/AN2/T0CKI/INT/C1OUT	RA2	ST	CMOS					
	AN2	AN	—	A/D Channel 2 input.				
	T0CKI	ST		Timer0 clock input.				
	INT	ST		External Interrupt.				
	C1OUT		CMOS	Comparator C1 output.				
RA3/MCLR/Vpp	RA3	TTL	_					
	MCLR	ST	_	Master Clear with internal pull-up.				
	Vpp	ΗV	—	Programming voltage.				
RA4/AN3/T1G/OSC2/CLKOUT	RA4	TTL	CMOS					
	AN3	AN	_	A/D Channel 3 input.				
	T1G	ST	_	Timer1 gate input.				
	OSC2	_	XTAL	Crystal/Resonator.				
	CLKOUT		CMOS	Fosc/4 output.				
RA5/T1CKI/OSC1/CLKIN	RA5	TTL	CMOS					
	T1CKI	ST	_	Timer1 clock input.				
	OSC1	XTAL	_	Crystal/Resonator.				
	CLKIN	ST	_	External clock input/RC oscillator connection.				
RB4/AN10/SDI/SDA	RB4	TTL	CMOS					
	AN10	AN	_	A/D Channel 10 input.				
	SDI	ST	—	SPI data input.				
	SDA	ST	OD	I ² C™ data input/output.				
RB5/AN11/RX/DT	RB5	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on- change. Individually enabled pull-up.				
	AN11	AN	_	A/D Channel 11 input.				
	RX	ST	_	EUSART asynchronous input.				
		ST	1	EUSART synchronous data.				

XTAL= Crystal

Description		
dividually controlled interrupt-on- bled pull-up.		
dividually controlled interrupt-on- bled pull-up.		
output.		
lock.		
input.		
General purpose I/O.		
egative input.		
egative input.		
General purpose I/O.		
A/D Channel 7 input.		
Comparator C1 or C2 negative input.		
General purpose I/O.		
c		

TABLE 1-4: PINOUT DESCRIPTION - PIC16F687/PIC16F689 (CONTINUED)

TABLE 1-5: PINOUT DESCRIPTION – PIC16F690

Name	Function	Input Type	Output Type	Description				
RA0/AN0/C1IN+/ICSPDAT/ ULPWU	RA0	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on- change. Individually enabled pull-up.				
	AN0	AN	—	A/D Channel 0 input.				
	C1IN+	AN	—	Comparator C1 positive input.				
	ICSPDAT	TTL	CMOS	ICSP™ Data I/O.				
	ULPWU	AN	—	Ultra Low-Power Wake-up input.				
RA1/AN1/C12IN0-/VREF/ICSPCLK	RA1	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on- change. Individually enabled pull-up.				
	AN1	AN	—	A/D Channel 1 input.				
	C12IN0-	AN	—	Comparator C1 or C2 negative input.				
	VREF	AN	—	External Voltage Reference for A/D.				
	ICSPCLK	ST	—	ICSP™ clock.				
RA2/AN2/T0CKI/INT/C1OUT	RA2	ST	CMOS	General purpose I/O. Individually controlled interrupt-on- change. Individually enabled pull-up.				
	AN2	AN	—	A/D Channel 2 input.				
	T0CKI	ST	_	Timer0 clock input.				
	INT	ST	—	External interrupt.				
	C1OUT	_	CMOS	Comparator C1 output.				
RA3/MCLR/Vpp	RA3	TTL	—	General purpose input. Individually controlled interrupt-on- change.				
	MCLR	ST	—	Master Clear with internal pull-up.				
	Vpp	ΗV	—	Programming voltage.				
RA4/AN3/T1G/OSC2/CLKOUT	RA4	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on- change. Individually enabled pull-up.				
	AN3	AN	—	A/D Channel 3 input.				
	T1G	ST	_	Timer1 gate input.				
	OSC2		XTAL	Crystal/Resonator.				
	CLKOUT	_	CMOS	Fosc/4 output.				
RA5/T1CKI/OSC1/CLKIN	RA5	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on- change. Individually enabled pull-up.				
	T1CKI	ST	—	Timer1 clock input.				
	OSC1	XTAL	_	Crystal/Resonator.				
	CLKIN	ST	_	External clock input/RC oscillator connection.				
RB4/AN10/SDI/SDA	RB4	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on- change. Individually enabled pull-up.				
	AN10	AN	_	A/D Channel 10 input.				
	SDI	ST	_	SPI data input.				
	SDA	ST	OD	I ² C™ data input/output.				
RB5/AN11/RX/DT	RB5	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on- change. Individually enabled pull-up.				
	AN11	AN	—	A/D Channel 11 input.				
	RX	ST	_	EUSART asynchronous input.				
	10/	-		EUSART asynchronous input. EUSART synchronous data.				

XTAL= Crystal

Name	Function	Input Type	Output Type	Description		
RB6/SCK/SCL	RB6	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on- change. Individually enabled pull-up.		
	SCK	ST	CMOS	SPI clock.		
	SCL	ST	OD	l ² C [™] clock.		
RB7/TX/CK	RB7	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on- change. Individually enabled pull-up.		
	ТХ	_	CMOS	EUSART asynchronous output.		
	СК	ST	CMOS	EUSART synchronous clock.		
RC0/AN4/C2IN+	RC0	ST	CMOS	General purpose I/O.		
	AN4	AN	_	A/D Channel 4 input.		
	C2IN+	AN	_	Comparator C2 positive input.		
RC1/AN5/C12IN1-	RC1	ST	CMOS	General purpose I/O.		
	AN5	AN	_	A/D Channel 5 input.		
	C12IN1-	AN	_	Comparator C1 or C2 negative input.		
RC2/AN6/C12IN2-/P1D	RC2	ST	CMOS	General purpose I/O.		
	AN6	AN	_	A/D Channel 6 input.		
	C12IN2-	AN		Comparator C1 or C2 negative input.		
	P1D		CMOS	PWM output.		
RC3/AN7/C12IN3-/P1C	RC3	ST	CMOS	General purpose I/O.		
	AN7	AN	_	A/D Channel 7 input.		
	C12IN3-	AN	_	Comparator C1 or C2 negative input.		
	P1C	_	CMOS	PWM output.		
RC4/C2OUT/P1B	RC4	ST	CMOS	General purpose I/O.		
	C2OUT	_	CMOS	Comparator C2 output.		
	P1B	_	CMOS	PWM output.		
RC5/CCP1/P1A	RC5	ST	CMOS	General purpose I/O.		
	CCP1	ST	CMOS	Capture/Compare input.		
	P1A	ST	CMOS	PWM output.		
RC6/AN8/SS	RC6	ST	CMOS	General purpose I/O.		
	AN8	AN	_	A/D Channel 8 input.		
	SS	ST	_	Slave Select input.		
RC7/AN9/SDO	RC7	ST	CMOS	General purpose I/O.		
	AN9	AN	—	A/D Channel 9 input.		
	SDO	—	CMOS	SPI data output.		
Vss	Vss	Power	—	Ground reference.		
Vdd	Vdd	Power	_	Positive supply.		

TABLE 1-5: PINOUT DESCRIPTION – PIC16F690 (CONTINUED)

TTL = TTL compatible input

ST= Schmitt Trigger input with CMOS levels

HV = High Voltage

XTAL= Crystal

2.0 MEMORY ORGANIZATION

2.1 Program Memory Organization

The PIC16F631/677/685/687/689/690 has a 13-bit program counter capable of addressing an 8K x 14 program memory space. Only the first 1K x 14 (0000h-03FFh) is physically implemented for the PIC16F631, the first 2K x 14 (0000h-07FFh) for the PIC16F687, and the first 4K x 14 (0000h-0FFFh) for the PIC16F685/PIC16F689/PIC16F690. Accessing a location above these boundaries will cause a wraparound. The Reset vector is at 0000h and the interrupt vector is at 0004h (see Figures 2-1 through 2-3).

FIGURE 2-1: PROGRAM MEMORY MAP AND STACK FOR THE PIC16F631




FIGURE 2-2:

PROGRAM MEMORY MAP AND STACK FOR THE PIC16F685/689/690





FIGURE 2-3:

PROGRAM MEMORY MAP AND STACK FOR THE PIC16F677/PIC16F687



2.2 Data Memory Organization

The data memory (see Figures 2-6 through 2-8) is partitioned into four banks which contain the General Purpose Registers (GPR) and the Special Function Registers (SFR). The Special Function Registers are located in the first 32 locations of each bank. The General Purpose Registers, implemented as static RAM, are located in the last 96 locations of each Bank. Register locations F0h-FFh in Bank 1, 170h-17Fh in Bank 2 and 1F0h-1FFh in Bank 3 point to addresses 70h-7Fh in Bank 0. The actual number of General Purpose Resisters (GPR) in each Bank depends on the device. Details are shown in Figures 2-4 through 2-8. All other RAM is unimplemented and returns '0' when read. RP<1:0> of the STATUS register are the bank select bits:

<u>RP1</u> <u>RP0</u>

0	0	\rightarrow	Bank 0 is selected
~	-		Develo 4 in a develo de

0	Ŧ	\rightarrow	Dalik 1 is selected
1	0	\rightarrow	Bank 2 is selected

1 1 \rightarrow Bank 3 is selected

2.2.1 GENERAL PURPOSE REGISTER FILE

The register file is organized as 128 x 8 in the PIC16F687 and 256 x 8 in the PIC16F685/PIC16F689/ PIC16F690. Each register is accessed, either directly or indirectly, through the File Select Register (FSR) (see Section 2.4 "Indirect Addressing, INDF and FSR Registers").

2.2.2 SPECIAL FUNCTION REGISTERS

The Special Function Registers are registers used by the CPU and peripheral functions for controlling the desired operation of the device (see Tables 2-1 through 2-4). These registers are static RAM.

The special registers can be classified into two sets: core and peripheral. The Special Function Registers associated with the "core" are described in this section. Registers related to the operation of peripheral features are described in the section of that peripheral feature.

FIGURE 2-4: PIC16F631 SPECIAL FUNCTION REGISTERS

	File		File		File		File
	Address		Address		Address		Addres
ndirect addr. ⁽¹⁾	00h	Indirect addr. (1)	80h	Indirect addr. (1)	100h	Indirect addr. (1)	180h
TMR0	01h	OPTION_REG	81h	TMR0	101h	OPTION_REG	181h
PCL	02h	PCL	82h	PCL	102h	PCL	182h
STATUS	03h	STATUS	83h	STATUS	103h	STATUS	183h
FSR	04h	FSR	84h	FSR	104h	FSR	184h
PORTA	05h	TRISA	85h	PORTA	105h	TRISA	185h
PORTB	06h	TRISB	86h	PORTB	106h	TRISB	186h
PORTC	07h	TRISC	87h	PORTC	107h	TRISC	187h
	08h		88h		108h		188h
	09h		89h		109h		189h
PCLATH	0Ah	PCLATH	8Ah	PCLATH	10Ah	PCLATH	18Ah
INTCON	0Bh	INTCON	8Bh	INTCON	10Bh	INTCON	18Bh
PIR1	0Ch	PIE1	8Ch	EEDAT	10Ch	EECON1	18Ch
PIR2	0Dh	PIE2	8Dh	EEADR	10Dh	EECON2 ⁽¹⁾	18Dh
TMR1L	0Eh	PCON	8Eh		10Eh		18Eh
TMR1H	0Fh	OSCCON	8Fh		10Fh		18Fh
T1CON	10h	OSCTUNE	90h		110h		190h
	11h		91h		111h		191h
	12h		92h		112h		192h
	13h		93h		113h		193h
	14h		94h		114h		194h
	15h	WPUA	95h	WPUB	115h		195h
	16h	IOCA	96h	IOCB	116h		196h
	17h	WDTCON	97h		117h		197h
	18h		98h	VRCON	118h		198h
	19h		99h	CM1CON0	119h		199h
	1Ah		9Ah	CM2CON0	11Ah		19Ah
	1Bh		9Bh	CM2CON1	11Bh		19Bh
	1Ch		9Ch		11Ch		19Ch
	1Dh		9Dh		11Dh		19Dh
	1Eh		9Eh	ANSEL	11Eh	SRCON	19Eh
	1Fh		9Fh		11Fh		19Fh
	20h		A0h		120h		1A0h
	3Fh						
General Purpose Registers	40h						
rtogiotoro	6Fh		EFh		16Fh		1EFh
64 Bytes	70h	accesses	F0h	accesses	170h	accesses	1F0h
	7Fh	70h-7Fh	FFh	70h-7Fh	17Fh	70h-7Fh	1FFh
Bank 0		Bank 1		Bank 2		Bank 3	

Unimplemented data memory locations, read as '0'.

Note 1: Not a physical register.

	File Address		File Address		File Address		File Address
Indirect addr. (1)	00h	Indirect addr. (1)	80h	Indirect addr. (1)	100h	Indirect addr. (1)	180h
TMR0	00n 01h	OPTION REG	81h	TMR0	100n 101h	OPTION_REG	180n 181h
PCL	02h	PCL	82h	PCL	101h 102h	PCL	182h
STATUS	0211 03h	STATUS	83h	STATUS	10211 103h	STATUS	183h
FSR	03n 04h	FSR	84h	FSR	103n 104h	FSR	184h
PORTA	0411 05h	TRISA	85h	PORTA	104n 105h	TRISA	185h
			86h				186h
PORTB PORTC	06h 07h	TRISB TRISC	87h	PORTB PORTC	106h 107h	TRISB TRISC	187h
FURIC	0711 08h	TRISC	88h	FURIC	10711 108h	TRISC	188h
			89h				189h
PCLATH	09h	PCLATH		PCLATH	109h	PCLATH	18Ah
	0Ah		8Ah		10Ah		
INTCON	0Bh		8Bh		10Bh		18Bh
PIR1	0Ch	PIE1	8Ch	EEDAT	10Ch	EECON1	18Ch
PIR2	0Dh	PIE2	8Dh	EEADR	10Dh	EECON2 ⁽¹⁾	18Dh
TMR1L	0Eh	PCON	8Eh		10Eh		18Eh
TMR1H	0Fh	OSCCON	8Fh		10Fh		18Fh
T1CON	10h	OSCTUNE	90h		110h		190h
	11h		91h		111h		191h
	12h		92h		112h		192h
SSPBUF	13h	SSPADD ⁽²⁾	93h		113h		193h
SSPCON	14h	SSPSTAT	94h		114h		194h
	15h	WPUA	95h	WPUB	115h		195h
	16h	IOCA	96h	IOCB	116h		196h
	17h	WDTCON	97h		117h		197h
	18h		98h	VRCON	118h		198h
	19h		99h	CM1CON0	119h		199h
	1Ah		9Ah	CM2CON0	11Ah		19Ah
	1Bh		9Bh	CM2CON1	11Bh		19Bh
	1Ch		9Ch		11Ch		19Ch
	1Dh		9Dh		11Dh		19Dh
ADRESH	1Eh	ADRESL	9Eh	ANSEL	11Eh	SRCON	19Eh
ADCON0	1Fh	ADCON1	9Fh	ANSELH	11Fh		19Fh
	20h	General Purpose	A0h		120h		1A0h
General		Register					
Purpose		32 Bytes	BFh				
Register			C0h				
96 Bytes		accesses	EFh F0h	accesses	16Fh 170h	accesses	1EFh 1F0h
	7Fh	70h-7Fh	FFh	70h-7Fh	170n 17Fh	70h-7Fh	1FFh
Bank 0	1	Bank 1	1	Bank 2		Bank 3	
-	lemented of	data memory locat gister.	ions, read	as '0'.			

FIGURE 2-5: PIC16F677 SPECIAL FUNCTION REGISTERS

FIGURE 2-6: PIC16F685 SPECIAL FUNCTION REGISTERS

	File		File		File		File
	Address		Address	· · · · · · (1)	Address		Addres
ndirect addr. (1)	00h	Indirect addr. (1)	80h		100h	Indirect addr. (1)	180h
TMR0	01h	OPTION_REG	81h	TMR0	101h	OPTION_REG	181h
PCL	02h	PCL	82h	PCL	102h	PCL	182h
STATUS	03h	STATUS	83h	STATUS	103h	STATUS	183h
FSR	04h	FSR	84h	FSR	104h	FSR	184h
PORTA	05h	TRISA	85h	PORTA	105h	TRISA	185h
PORTB	06h	TRISB	86h	PORTB	106h	TRISB	186h
PORTC	07h	TRISC	87h	PORTC	107h	TRISC	187h
	08h		88h		108h		188h
	09h		89h		109h		189h
PCLATH	0Ah	PCLATH	8Ah	PCLATH	10Ah	PCLATH	18Ah
INTCON	0Bh	INTCON	8Bh	INTCON	10Bh	INTCON	18Bh
PIR1	0Ch	PIE1	8Ch	EEDAT	10Ch	EECON1	18Ch
PIR2	0Dh	PIE2	8Dh	EEADR	10Dh	EECON2 ⁽¹⁾	18Dh
TMR1L	0Eh	PCON	8Eh	EEDATH	10Eh		18Eh
TMR1H	0Fh	OSCCON	8Fh	EEADRH	10Fh		18Fh
T1CON	10h	OSCTUNE	90h		110h		190h
TMR2	11h		91h		111h		191h
T2CON	12h	PR2	92h		112h		192h
	13h		93h		113h		193h
	14h		94h		114h		194h
CCPR1L	15h	WPUA	95h	WPUB	115h		195h
CCPR1H	16h	IOCA	96h	IOCB	116h		196h
CCP1CON	17h	WDTCON	97h		117h		197h
	18h		98h	VRCON	118h		198h
	19h		99h	CM1CON0	119h		199h
	1Ah		9Ah	CM2CON0	11Ah		19Ah
	1Bh		9Bh	CM2CON1	11Bh		19Bh
PWM1CON	1Ch		9Ch		11Ch		19Ch
ECCPAS	1Dh		9Dh		11Dh	PSTRCON	19Dh
ADRESH	1Eh	ADRESL	9Eh	ANSEL	11Eh	SRCON	19Eh
ADCON0	1Fh	ADCON1	9Fh	ANSELH	11Fh		19Fh
	20h		A0h		120h		1A0h
		General		General			
General		Purpose		Purpose			
Purpose		Register		Register			
Register							
OG Dutoo		80 Bytes		80 Bytes			
96 Bytes			EFh	ļ	16Fh		
			F0h		170h		1F0h
	7Fh	70h-7Fh	FFh	70h-7Fh	17Fh	70h-7Fh	1FFh
Bank 0		Bank 1		Bank 2		Bank 3	

Note 1: Not a physical register.

	File		File		File		File
	Address		Address		Address		Addres
Indirect addr. (1)	00h	Indirect addr. (1)	80h	Indirect addr. (1)	100h	Indirect addr. (1)	180h
TMR0	01h	OPTION_REG	81h	TMR0	101h	OPTION_REG	181h
PCL	02h	PCL	82h	PCL	102h	PCL	182h
STATUS	03h	STATUS	83h	STATUS	103h	STATUS	183h
FSR	04h	FSR	84h	FSR	104h	FSR	184h
PORTA	05h	TRISA	85h	PORTA	105h	TRISA	185h
PORTB	06h	TRISB	86h	PORTB	106h	TRISB	186h
PORTC	07h	TRISC	87h	PORTC	107h	TRISC	187h
	08h		88h		108h		188h
	09h		89h		109h		189h
PCLATH	0Ah	PCLATH	8Ah	PCLATH	10Ah	PCLATH	18Ah
INTCON	0Bh	INTCON	8Bh	INTCON	10Bh	INTCON	18Bh
PIR1	0Ch	PIE1	8Ch	EEDAT	10Ch	EECON1	18Ch
PIR2	0Dh	PIE2	8Dh	EEADR	10Dh	EECON2 ⁽¹⁾	18Dh
TMR1L	0Eh	PCON	8Eh	EEDATH ⁽³⁾	10Eh		18Eh
TMR1H	0Fh	OSCCON	8Fh	EEADRH ⁽³⁾	10Fh		18Fh
T1CON	10h	OSCTUNE	90h		110h		190h
TICON	11h	COCTONE	91h		111h		191h
	12h		92h		112h		192h
SSPBUF	13h	SSPADD ⁽²⁾	93h		113h		193h
SSPEOR	13n 14h	SSPADD	93n 94h		114h		1930 194h
SSPCON		WPUA	9411 95h	WPUB			
	15h	IOCA	95h 96h	IOCB	115h		195h
	16h 17h	WDTCON	901 97h	ЮСВ	116h 117h		196h 197h
RCSTA	18h	TXSTA	9711 98h	VRCON	118h		1971 198h
TXREG	19h	SPBRG	99h	CM1CON0	119h		199h
RCREG	1Ah	SPBRGH	99h 9Ah	CM1CON0 CM2CON0	11Ah		1990 19Ah
KCKEG	1Bh	BAUDCTL	9Bh	CM2CON0 CM2CON1	11Bh		19An 19Bh
	1Ch	BAODOTE	9Ch	CIVIZCONT	11Ch		19Ch
	1Dh		9Dh		11Dh		19Dh
ADRESH	1Eh	ADRESL	9Eh	ANSEL	11Eh	SRCON	19Eh
ADCON0	1Fh	ADCON1	9Fh	ANSELH	11Fh	ORCON	19Eh
ADCONO	20h		A0h	ANGLEH	120h		1A0h
	2011	General	7.011	General	12011		17 1011
		Purpose Register		Purpose			
General		32 Bytes		Register			
Purpose			BFh	80 Bytes			
Register		48 Bytes	C0h	(PIC16F689			
96 Bytes		(PIC16F689 only)	EFh	only)			
		accesses	F0h	accesses	170h	accesses	1F0h
	7Fh	70h-7Fh	FFh	70h-7Fh	17Fh	70h-7Fh	1FFh
Bank 0],,,,,	Bank 1]	Bank 2	.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	Bank 3	
_	lomontad -		one read			Bainto	
— ·	physical reg	lata memory locati	uns, read a	15 U.			
-		accesses the SSI	D Mask (SS	SPMSK) register u	nder certai	n conditions	
		-2 and 13-3 for mo		or more register u			
	F689 only.						

FIGURE 2-8: PIC16F690 SPECIAL FUNCTION REGISTERS

	File		File		File		File
	Address		Address		Address		Address
Indirect addr. (1)	00h	Indirect addr. (1)	80h	Indirect addr. (1)	100h	Indirect addr. (1)	180h
TMR0	01h	OPTION_REG	81h	TMR0	101h	OPTION_REG	181h
PCL	02h	PCL	82h	PCL	102h	PCL	182h
STATUS	03h	STATUS	83h	STATUS	103h	STATUS	183h
FSR	04h	FSR	84h	FSR	104h	FSR	184h
PORTA	05h	TRISA	85h	PORTA	105h	TRISA	185h
PORTB	06h	TRISB	86h	PORTB	106h	TRISB	186h
PORTC	07h	TRISC	87h	PORTC	107h	TRISC	187h
	08h		88h		108h		188h
	09h		89h		109h		189h
PCLATH	0Ah	PCLATH	8Ah	PCLATH	10Ah	PCLATH	18Ah
INTCON	0Bh	INTCON	8Bh	INTCON	10Bh	INTCON	18Bh
PIR1	0Ch	PIE1	8Ch	EEDAT	10Ch	EECON1	18Ch
PIR2	0Dh	PIE2	8Dh	EEADR	10Dh	EECON2 ⁽¹⁾	18Dh
TMR1L	0Eh	PCON	8Eh	EEDATH	10Eh		18Eh
TMR1H	0Fh	OSCCON	8Fh	EEADRH	10Fh		18Fh
T1CON	10h	OSCTUNE	90h		110h		190h
TMR2	11h		91h		111h		191h
T2CON	12h	PR2	92h		112h		192h
SSPBUF	13h	SSPADD ⁽²⁾	93h		113h		193h
SSPCON	14h	SSPSTAT	94h		114h		194h
CCPR1L	15h	WPUA	95h	WPUB	115h		195h
CCPR1H	16h	IOCA	96h	IOCB	116h		196h
CCP1CON	17h	WDTCON	97h		117h		197h
RCSTA	18h	TXSTA	98h	VRCON	118h		198h
TXREG	19h	SPBRG	99h	CM1CON0	119h		199h
RCREG	1Ah	SPBRGH	9Ah	CM2CON0	11Ah		19Ah
	1Bh	BAUDCTL	9Bh	CM2CON1	11Bh		19Bh
PWM1CON	1Ch		9Ch		11Ch		19Ch
ECCPAS	1Dh		9Dh		11Dh	PSTRCON	19Dh
ADRESH	1Eh	ADRESL	9Eh	ANSEL	11Eh	SRCON	19Eh
ADCON0	1Fh	ADCON1	9Fh	ANSELH	11Fh		19Fh
	20h		A0h		120h		1A0h
		General		General			
General		Purpose		Purpose			
Purpose		Register		Register			
Register		80 Bytes		80 Bytes			
96 Bytes		OU Dytes	EFh	UU Dytes	16Fh		
		accesses	F0h	accesses	170h	20085500	1F0h
	7Fh	70h-7Fh	FFh	70h-7Fh	170n 17Fh	accesses 70h-7Fh	1FFh
Bank 0	1 ETI	Bank 1		Bank 2		Bank 3	1661

Unimplemented data memory locations, read as '0'.

Note 1: Not a physical register.

2: Address 93h also accesses the SSP Mask (SSPMSK) register under certain conditions. See Registers 13-2 and 13-3 for more details.

Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Page
Bank	0										
00h	INDF	Addressing	this location	uses conten	ts of FSR to a	address data	memory (no	t a physical r	egister)	xxxx xxxx	43,200
01h	TMR0	Timer0 Mod	lule Register							xxxx xxxx	79,200
02h	PCL	Program Co	ounter's (PC)	Least Signif	icant Byte					0000 0000	43,200
03h	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	35,200
04h	FSR	Indirect Dat	a Memory A	ddress Pointe	ər					xxxx xxxx	43,200
05h	PORTA ⁽⁷⁾	_	_	RA5	RA4	RA3	RA2	RA1	RA0	xx xxxx	57,200
06h	PORTB ⁽⁷⁾	RB7	RB6	RB5	RB4	_	_	_	_	xxxx	67,200
07h	PORTC ⁽⁷⁾	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	xxxx xxxx	74,200
08h	—	Unimpleme	nted							—	—
09h	—	Unimpleme	nted							—	—
0Ah	PCLATH		_		Write Buffer	for upper 5 l	oits of Progra	am Counter		0 0000	43,200
0Bh	INTCON	GIE	PEIE	TOIE	INTE	RABIE	TOIF	INTF	RABIF ⁽¹⁾	0000 000x	37,200
0Ch	PIR1	_	ADIF ⁽⁴⁾	RCIF ⁽²⁾	TXIF ⁽²⁾	SSPIF ⁽⁵⁾	CCP1IF ⁽³⁾	TMR2IF ⁽³⁾	TMR1IF	-000 0000	40,200
0Dh	PIR2	OSFIF	C2IF	C1IF	EEIF	_	_	_	_	0000	41,200
0Eh	TMR1L	Holding Reg	gister for the	Least Signifi	cant Byte of	he 16-bit TM	R1 Register			xxxx xxxx	85,200
0Fh	TMR1H	Holding Reg	gister for the	Most Signific	cant Byte of t	ne 16-bit TMI	R1 Register			xxxx xxxx	85,200
10h	T1CON	T1GINV	TMR1GE	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	0000 0000	87,200
11h	TMR2 ⁽³⁾	Timer2 Mod	ule Register							0000 0000	89,200
12h	T2CON ⁽³⁾		TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	90,200
13h	SSPBUF ⁽⁵⁾	Synchronou	us Serial Port	Receive But	ffer/Transmit	Register				xxxx xxxx	178,200
14h	SSPCON ^(5, 6)	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	177,200
15h	CCPR1L ⁽³⁾	Capture/Co	mpare/PWM	Register 1 (I	LSB)					xxxx xxxx	126,200
16h	CCPR1H ⁽³⁾	Capture/Co	mpare/PWM	Register 1 (I	MSB)					xxxx xxxx	126,200
17h	CCP1CON ⁽³⁾	P1M1	P1M0	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	0000 0000	125,200
18h	RCSTA ⁽²⁾	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	158,200
19h	TXREG ⁽²⁾	EUSART Tr	ransmit Data	Register	•					0000 0000	150
1Ah	RCREG ⁽²⁾	EUSART R	eceive Data	Register						0000 0000	155
1Bh	_	Unimpleme	nted							—	—
1Ch	PWM1CON ⁽³⁾	PRSEN	PDC6	PDC5	PDC4	PDC3	PDC2	PDC1	PDC0	0000 0000	143,200
1Dh	ECCPAS ⁽³⁾	ECCPASE	ECCPAS2	ECCPAS1	ECCPAS0	PSSAC1	PSSAC0	PSSBD1	PSSBD0	0000 0000	140,200
1Eh	ADRESH ⁽⁴⁾	A/D Result	Register Hig	h Byte						xxxx xxxx	113,200
1Fh	ADCON0 ⁽⁴⁾	ADFM	VCFG	CHS3	CHS2	CHS1	CHS0	GO/DONE	ADON	0000 0000	111,200

TABLE 2-1:	PIC16F631/677/685/687/689/690 SPECIAL FUNCTION REGISTERS SUMMARY BANK 0
------------	---

Legend:- = Unimplemented locations read as '0', u = unchanged, x = unknown, q = value depends on condition, shaded = unimplementedNote1:MCLR and WDT Reset do not affect the previous value data latch. The RABIF bit will be cleared upon Reset but will set again if the

mismatch exists.

2: PIC16F687/PIC16F689/PIC16F690 only.

3: PIC16F685/PIC16F690 only.

4: PIC16F677/PIC16F685/PIC16F687/PIC16F689/PIC16F690 only.

5: PIC16F677/PIC16F687/PIC16F689/PIC16F690 only.

6: When SSPCON register bits SSPM<3:0> = 1001, any reads or writes to the SSPADD SFR address are accessed through the SSPMSK register. See Registers 13-2 and 13-3 for more detail.

7: Port pins with analog functions controlled by the ANSEL and ANSELH registers will read '0' immediately after a Reset even though the data latches are either undefined (POR) or unchanged (other Resets).

Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Page
Bank	1										
80h	INDF	Addressing	this location	n uses conte	ents of FSR	to address o	ata memory	(not a physic	cal register)	xxxx xxxx	43,200
81h	OPTION_REG	RABPU	INTEDG	TOCS	T0SE	PSA	PS2	PS1	PS0	1111 1111	36,200
82h	PCL	Program Co	ounter's (PC	c) Least Sig	nificant Byte	9				0000 0000	43,200
83h	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	35,200
84h	FSR	Indirect Dat	a Memory A	Address Poi	nter					xxxx xxxx	43,200
85h	TRISA	_	_	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	11 1111	57,200
86h	TRISB	TRISB7	TRISB6	TRISB5	TRISB4	_	_	_	_	1111	68,201
87h	TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	1111 1111	74,200
88h	_	Unimpleme	nted							—	—
89h	_	Unimpleme	nted							_	_
8Ah	PCLATH	—	_	_	Write Buffe	er for the upp	per 5 bits of t	he Program	Counter	0 0000	43,200
8Bh	INTCON	GIE	PEIE	TOIE	INTE	RABIE	T0IF	INTF	RABIF ⁽¹⁾	0000 000x	37,200
8Ch	PIE1		ADIE ⁽⁴⁾	RCIE ⁽²⁾	TXIE ⁽²⁾	SSPIE ⁽⁵⁾	CCP1IE ⁽³⁾	TMR2IE ⁽³⁾	TMR1IE	-000 0000	38,201
8Dh	PIE2	OSFIE	C2IE	C1IE	EEIE	—	_	_	_	0000	39,201
8Eh	PCON	_		ULPWUE	SBOREN	—	_	POR	BOR	01qq	42,201
8Fh	OSCCON	_	IRCF2	IRCF1	IRCF0	OSTS	HTS	LTS	SCS	-110 q000	46,201
90h	OSCTUNE	_	—	—	TUN4	TUN3	TUN2	TUN1	TUN0	0 0000	50,201
91h	_	Unimpleme	nted							_	_
92h	PR2 ⁽³⁾	Timer2 Peri	iod Register							1111 1111	89,201
93h	SSPADD ^(5, 7)	Synchronou	us Serial Po	rt (I ² C mode	e) Address I	Register				0000 0000	184,201
93h	SSPMSK ^(5,7)	MSK7	MSK6	MSK5	MSK4	MSK3	MSK2	MSK1	MSK0	1111 1111	187,201
94h	SSPSTAT ⁽⁵⁾	SMP	CKE	D/A	Р	S	R/W	UA	BF	0000 0000	176,201
95h	WPUA ⁽⁶⁾	_		WPUA5	WPUA4	_	WPUA2	WPUA1	WPUA0	11 -111	60,201
96h	IOCA	_	_	IOCA5	IOCA4	IOCA3	IOCA2	IOCA1	IOCA0	00 0000	60,201
97h	WDTCON	_			WDTPS3	WDTPS2	WDTPS1	WDTPS0	SWDTEN	0 1000	208,201
98h	TXSTA ⁽²⁾	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	0000 0010	157,201
99h	SPBRG ⁽²⁾	BRG7	BRG6	BRG5	BRG4	BRG3	BRG2	BRG1	BRG0	0000 0000	160,201
9Ah	SPBRGH ⁽²⁾	BRG15	BRG14	BRG13	BRG12	BRG11	BRG10	BRG9	BRG8	0000 0000	160,201
9Bh	BAUDCTL ⁽²⁾	ABDOVF	RCIDL	—	SCKP	BRG16	—	WUE	ABDEN	01-0 0-00	159,201
9Ch	_	Unimpleme	nted		I	1				_	_
9Dh	_	Unimpleme								_	_
9Eh	ADRESL ⁽⁴⁾		Register Lo	w Byte						xxxx xxxx	113,201
9Fh	ADCON1 ⁽⁴⁾	_	ADCS2	ADCS1	ADCS0	—	_	_	_	-000	112,201

TABLE 2-2: PIC16F631/677/685/687/689/690 SPECIAL FUNCTION REGISTERS SUMMARY BANK 1

Legend: -= Unimplemented locations read as '0', u = unchanged, x = unknown, q = value depends on condition, shaded = unimplemented Note 1: MCLR and WDT Reset do not affect the previous value data latch. The RABIF bit will be cleared upon Reset but will set again if the mismatch exists.

2: PIC16F687/PIC16F689/PIC16F690 only.

LICTOROS//PIC16F689/PIC1
 BIC16F685/PIC16F690 only.
 PIC16F677/PIC16F697 (PIC16F697 (PIC16F697

4: PIC16F677/PIC16F685/PIC16F687/PIC16F689/PIC16F690 only.

5: PIC16F677/PIC16F687/PIC16F689/PIC16F690 only.

6: RA3 pull-up is enabled when pin is configured as MCLR in Configuration Word.

7: Accessible only when SSPCON register bits SSPM<3:0> = 1001.

Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Page
Bank	2					•	•		•		
100h	INDF	Addressing t	this location	uses conten	ts of FSR to	address data	memory (no	t a physical i	register)	xxxx xxxx	43,200
101h	TMR0	Timer0 Modu	ule Register							xxxx xxxx	79,200
102h	PCL	Program Co	unter's (PC)	Least Signif	icant Byte					0000 0000	43,200
103h	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	35,200
104h	FSR	Indirect Data	Memory Ac	Idress Pointe	er		•		•	xxxx xxxx	43,200
105h	PORTA ⁽⁴⁾	_	_	RA5	RA4	RA3	RA2	RA1	RA0	xx xxxx	57,200
106h	PORTB ⁽⁴⁾	RB7	RB6	RB5	RB4	_	_	-	_	xxxx	67,200
107h	PORTC ⁽⁴⁾	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	xxxx xxxx	74,200
108h	—	Unimplemen	ited							_	_
109h	_	Unimplemen	ited							_	_
10Ah	PCLATH	_	_	_	Write Bu	ffer for the up	oper 5 bits of	the Program	Counter	0 0000	43,200
10Bh	INTCON	GIE	PEIE	TOIE	INTE	RABIE	TOIF	INTF	RABIF ⁽¹⁾	0000 000x	37,200
10Ch	EEDAT	EEDAT7	EEDAT6	EEDAT5	EEDAT4	EEDAT3	EEDAT2	EEDAT1	EEDAT0	0000 0000	118,201
10Dh	EEADR	EEADR7 ⁽³⁾	EEADR6	EEADR5	EEADR4	EEADR3	EEADR2	EEADR1	EEADR0	0000 0000	118,201
10Eh	EEDATH ⁽²⁾	_	_	EEDATH5	EEDATH4	EEDATH3	EEDATH2	EEDATH1	EEDATH0	00 0000	118,201
10Fh	EEADRH ⁽²⁾	_	_	_	_	EEADRH3	EEADRH2	EEADRH1	EEADRH0	0000	118,201
110h	_	Unimplemen	ted							_	_
111h		Unimplemen	ited							_	_
112h	—	Unimplemen	ited							—	—
113h	—	Unimplemen	ited							—	—
114h	_	Unimplemen	ited								
115h	WPUB	WPUB7	WPUB6	WPUB5	WPUB4	—	_	—	—	1111	68,201
116h	IOCB	IOCB7	IOCB6	IOCB5	IOCB4	—	—	—	—	0000	68,201
117h	—	Unimplemen	ited							—	_
118h	VRCON	C1VREN	C2VREN	VRR	VP6EN	VR3	VR2	VR1	VR0	0000 0000	103,201
119h	CM1CON0	C10N	C1OUT	C1OE	C1POL	_	C1R	C1CH1	C1CH0	0000 -000	96,201
11Ah	CM2CON0	C2ON	C2OUT	C2OE	C2POL	_	C2R	C2CH1	C2CH0	0000 -000	97,201
11Bh	CM2CON1	MC1OUT	MC2OUT		_	_		T1GSS	C2SYNC	0010	99,201
11Ch	—	Unimplemen	ited							—	_
11Dh	_	Unimplemen	ited							—	_
11Eh	ANSEL	ANS7	ANS6	ANS5	ANS4	ANS3 ⁽³⁾	ANS2 ⁽³⁾	ANS1	ANS0	1111 1111	59,201
11Fh	ANSELH(3)	_	—	—	—	ANS11	ANS10	ANS9	ANS8	1111	113,201

TABLE 2-3: PIC16F631/677/685/687/689/690 SPECIAL FUNCTION REGISTERS SUMMARY BANK 2

Legend: -= Unimplemented locations read as '0', u = unchanged, x = unknown, g = value depends on condition, shaded = unimplemented Note 1: MCLR and WDT Reset does not affect the previous value data latch. The RABIF bit will be cleared upon Reset but will set again if the mismatch exists.

2: PIC16F685/PIC16F689/PIC16F690 only.

3: PIC16F677/PIC16F685/PIC16F687/PIC16F689/PIC16F690 only.

4: Port pins with analog functions controlled by the ANSEL and ANSELH registers will read '0' immediately after a Reset even though the data latches are either undefined (POR) or unchanged (other Resets).

Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Page
Bank 3											
180h	INDF	Addressing	this location	n uses conte	ents of FSR to	address da	ata memory	(not a physi	cal register)	xxxx xxxx	43,200
181h	OPTION_REG	RABPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	36,200
182h	PCL	Program C	ounter's (PC	C) Least Sig	nificant Byte					0000 0000	43,200
183h	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	35,200
184h	FSR	Indirect Dat	ta Memory A	Address Poir	nter					xxxx xxxx	43,200
185h	TRISA	_	—	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	11 1111	57,200
186h	TRISB	TRISB7	TRISB6	TRISB5	TRISB4	_	_	_	_	1111	68,201
187h	TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	1111 1111	74,201
188h	—	Unimpleme	ented							—	_
189h	—	Unimpleme	ented							_	—
18Ah	PCLATH	_			Write Buffer	for the uppe	er 5 bits of th	ne Program	Counter	0 0000	43,200
18Bh	INTCON	GIE	PEIE	TOIE	INTE	RABIE	T0IF	INTF	RABIF ⁽¹⁾	0000 000x	37,200
18Ch	EECON1	EEPGD ⁽²⁾	_	_	_	WRERR	WREN	WR	RD	x x000	119,201
18Dh	EECON2	EEPROM (Control Regi	ster 2 (not a	physical reg	ster)					117,201
18Eh	_	Unimpleme	ented							—	_
18Fh	—	Unimpleme	ented							—	_
190h	—	Unimpleme	ented							_	—
191h	—	Unimpleme	ented							—	_
192h	—	Unimpleme	ented							—	_
193h	—	Unimpleme	ented							—	_
194h	_	Unimpleme	ented							—	—
195h	_	Unimpleme	ented							—	—
196h	_	Unimpleme	ented							—	—
197h	_	Unimpleme	ented							—	—
198h	_	Unimpleme	ented							—	—
199h	—	Unimpleme	ented							_	_
19Ah	—	Unimpleme	ented							_	_
19Bh	—	Unimpleme	ented							-	_
19Ch	—	Unimpleme	ented							_	_
19Dh	PSTRCON ⁽²⁾	_	_	_	STRSYNC	STRD	STRC	STRB	STRA	0 0001	144,201
19Eh	SRCON	SR1	SR0	C1SEN	C2REN	PULSS	PULSR	—	—	0000 00	101,201
19Fh	—	Unimpleme	ented							—	_

TABLE 2-4: PIC16F631/677/685/687/689/690 SPECIAL FUNCTION REGISTERS SUMMARY BANK 3

Legend: -= Unimplemented locations read as '0', u = unchanged, x = unknown, q = value depends on condition, shaded = unimplemented

Note 1: MCLR and WDT Reset does not affect the previous value data latch. The RABIF bit will be cleared upon Reset but will set again if the mismatch exists.

2: PIC16F685/PIC16F690 only.

2.2.2.1 STATUS Register

The STATUS register, shown in Register 2-1, contains:

- the arithmetic status of the ALU
- the Reset status
- the bank select bits for data memory (GPR and SFR)

The STATUS register can be the destination for any instruction, like any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the TO and PD bits are not writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

For example, CLRF STATUS, will clear the upper three bits and set the Z bit. This leaves the STATUS register as `000u uluu' (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions are used to alter the STATUS register, because these instructions do not affect any Status bits. For other instructions not affecting any Status bits, see Section 15.0 "Instruction Set Summary"

Note 1: The <u>C</u> and <u>DC</u> bits operate as a Borrow and <u>Digit</u> Borrow out bit, respectively, in subtraction. See the <u>SUBLW</u> and <u>SUBWF</u> instructions for examples.

R/W-0	R/W-0	R/W-0	R-1	R-1	R/W-x	R/W-x	R/W-x
IRP	RP1	RP0	TO	PD	Z	DC ⁽¹⁾	C ⁽¹⁾
bit 7							bit 0

REGISTER 2-1: STATUS: STATUS REGISTER	REGISTER 2-1:	STATUS: STATUS REGISTER
---------------------------------------	---------------	-------------------------

Legend:				
R = Reada	able bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
bit 7	1 = Ban	gister Bank Select bit (used t k 2, 3 (100h-1FFh) k 0, 1 (00h-FFh)	for indirect addressing)	
bit 6-5	RP<1:0 00 = Ba 01 = Ba 10 = Ba	 Register Bank Select bits nk 0 (00h-7Fh) nk 1 (80h-FFh) nk 2 (100h-17Fh) nk 3 (180h-1FFh) 	(used for direct addressing)	
bit 4	TO: Tim 1 = Afte	e-out bit r power-up, CLRWDT instructi /DT time-out occurred	on or SLEEP instruction	
bit 3	PD: Pov 1 = Afte	ver-down bit r power-up or by the CLRWDT execution of the SLEEP instru		
bit 2	Z: Zero 1 = The		ic operation is zero	
bit 1	DC: Dig 1 = A ca	•	DDLW , SUBLW , SUBWF instruction of the result occurred	ions) ⁽¹⁾
bit 0	C: Carry	//Borrow bit ⁽¹⁾ (ADDWF, ADDL)	W, SUBLW, SUBWF instructic cant bit of the result occurred	

bit of the source register.

2.2.2.2 OPTION Register

The OPTION register, shown in Register 2-2, is a readable and writable register, which contains various control bits to configure:

- Timer0/WDT prescaler
- External RA2/INT interrupt
- Timer0
- Weak pull-ups on PORTA/PORTB

Note: To achieve a 1:1 prescaler assignment for Timer0, assign the prescaler to the WDT by setting PSA bit of the OPTION register to '1'. See Section 6.3 "Timer1 Prescaler".

REGISTER 2-2: OPTION_REG: OPTION REGISTER

101

110 111 1:64

1:128

1:256

1:32

1:64

1:128

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
RABPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0
bit 7							bit 0

Legend:						
R = Readal	ble bit	W = V	Writable bit	ι	J = Unimplemented bi	it, read as '0'
-n = Value a	at POR	'1' =	Bit is set	"	0' = Bit is cleared	x = Bit is unknown
bit 7	RABPU: POP		•			
	1 = PORTA/P					
	0 = PORTA/P	PORTB	pull-ups are	enabled by	individual PORT latcl	h values
bit 6	INTEDG: Inte	errupt E	Edge Select b	it		
	1 = Interrupt	on risir	ng edge of RA	2/INT pin		
	0 = Interrupt (on falli	ng edge of RA	A2/INT pin		
bit 5	TOCS: Timer	0 Clocl	<pre> Source Sele </pre>	ct bit		
	1 = Transitior	n on R/	A2/T0CKI pin			
	0 = Internal ir		-	k (Fosc/4)		
bit 4	T0SE: Timer() Sour	ce Edge Sele	ct bit		
	1 = Incremen	t on hi	gh-to-low tran	sition on R	A2/T0CKI pin	
	0 = Incremen	t on lo	w-to-high tran	sition on R	A2/T0CKI pin	
bit 3	PSA: Prescal	ler Ass	ignment bit			
	1 = Prescaler	r is ass	igned to the V	VDT		
	0 = Prescaler	r is ass	igned to the T	Timer0 mod	dule	
bit 2-0	PS<2:0>: Pre	escaler	Rate Select I	oits		
	Bit	Value	Timer0 Rate	WDT Rate		
	C	000	1:2	1:1	-	
		001	1:4	1:2		
		010	1:8	1:4		
)11 L00	1 : 16 1 : 32	1:8 1:16		

2.2.2.3 INTCON Register

The INTCON register, shown in Register 2-3, is a readable and writable register, which contains the various enable and flag bits for TMR0 register overflow, PORTA change and external RA2/AN2/T0CKI/INT/C1OUT pin interrupts.

Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global enable bit, GIE of the INTCON register. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

REGISTER 2-3: INTCON: INTERRUPT CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-x
GIE	PEIE	TOIE	INTE	RABIE ^(1,3)	T0IF ⁽²⁾	INTF	RABIF
bit 7							bit 0

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 7	GIE: Global Interrupt Enable bit
	1 = Enables all unmasked interrupts 0 = Disables all interrupts
bit 6	PEIE: Peripheral Interrupt Enable bit 1 = Enables all unmasked peripheral interrupts 0 = Disables all peripheral interrupts
bit 5	TolE: Timer0 Overflow Interrupt Enable bit 1 = Enables the Timer0 interrupt 0 = Disables the Timer0 interrupt
bit 4	INTE: RA2/INT External Interrupt Enable bit 1 = Enables the RA2/INT external interrupt 0 = Disables the RA2/INT external interrupt
bit 3	RABIE: PORTA/PORTB Change Interrupt Enable bit ^(1,3) 1 = Enables the PORTA/PORTB change interrupt 0 = Disables the PORTA/PORTB change interrupt
bit 2	T0IF: Timer0 Overflow Interrupt Flag bit ⁽²⁾ 1 = TMR0 register has overflowed (must be cleared in software) 0 = TMR0 register did not overflow
bit 1	INTF: RA2/INT External Interrupt Flag bit 1 = The RA2/INT external interrupt occurred (must be cleared in software) 0 = The RA2/INT external interrupt did not occur
bit 0	 RABIF: PORTA/PORTB Change Interrupt Flag bit 1 = When at least one of the PORTA or PORTB general purpose I/O pins changed state (must be cleared in software) 0 = None of the PORTA or PORTB general purpose I/O pins have changed state
Note 1:	IOCA or IOCB register must also be enabled.
•	

- 2: T0IF bit is set when Timer0 rolls over. Timer0 is unchanged on Reset and should be initialized before clearing T0IF bit.
- **3:** Includes ULPWU interrupt.

2.2.2.4 PIE1 Register

The PIE1 register contains the interrupt enable bits, as shown in Register 2-4.

Note: Bit PEIE of the INTCON register must be set to enable any peripheral interrupt.

REGISTER 2-4: PIE1: PERIPHERAL INTERRUPT ENABLE REGISTER 1

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	ADIE ⁽⁵⁾	RCIE ⁽³⁾	TXIE ⁽³⁾	SSPIE ⁽⁴⁾	CCP1IE ⁽²⁾	TMR2IE ⁽¹⁾	TMR1IE
bit 7							bit 0

Legend:				
R = Readable bit		W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value	e at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
bit 7	Unimel	montod: Dood op '0'		
	•	emented: Read as '0'	·	
bit 6		/D Converter (ADC) Interrupt		
		bles the ADC interrupt bles the ADC interrupt		
bit 5		USART Receive Interrupt Er	hable bit(3)	
5110		oles the EUSART receive int		
		bles the EUSART receive int		
bit 4	TXIE: EU	JSART Transmit Interrupt Er	nable bit ⁽⁵⁾	
	1 = Enal	oles the EUSART transmit in	terrupt	
	0 = Disa	bles the EUSART transmit ir	nterrupt	
bit 3	SSPIE: 3	Synchronous Serial Port (SS	P) Interrupt Enable bit ⁽⁴⁾	
		oles the SSP interrupt		
		bles the SSP interrupt		
bit 2		CCP1 Interrupt Enable bit ⁽²	.)	
		bles the CCP1 interrupt		
L :1 4		bles the CCP1 interrupt	wat Eachta hit(1)	
bit 1		: Timer2 to PR2 Match Interr	•	
		oles the Timer2 to PR2 matc bles the Timer2 to PR2 matc	1	
bit 0		: Timer1 Overflow Interrupt E		
		bles the Timer1 overflow inte		
		bles the Timer1 overflow inte	•	
Note 1:		IC16F690 only.		
2:		IC16F689/PIC16F690 only.		
3:		PIC16F689/PIC16F690 only.		

- 4: PIC16F677/PIC16F687/PIC16F689/PIC16F690 only.
- 5: PIC16F677/PIC16F685/PIC16F687/PIC16F689/PIC16F690 only.

2.2.2.5 PIE2 Register

The PIE2 register contains the interrupt enable bits, as shown in Register 2-5.

Note: Bit PEIE of the INTCON register must be set to enable any peripheral interrupt.

REGISTER 2-5: PIE2: PERIPHERAL INTERRUPT ENABLE REGISTER 2

R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0
OSFIE	C2IE	C1IE	EEIE	—	—	—	—
bit 7							bit 0

Legend:							
R = Readable	bit	W = Writable bit	U = Unimplemented bit, read as '0'				
-n = Value at P	POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			
bit 7		lator Fail Interrupt Enable bi	t				
1 = Enables oscillator fail interrupt0 = Disables oscillator fail interrupt							
bit 6	C2IE: Compa	arator C2 Interrupt Enable bi	t				
		Comparator C2 interrupt Comparator C2 interrupt					
bit 5	1 = Enables	arator C1 Interrupt Enable bi Comparator C1 interrupt Comparator C1 interrupt	t				
bit 4	1 = Enables	ite Operation Interrupt Enab write operation interrupt write operation interrupt	le bit				
bit 3-0	Unimplemen	nted: Read as '0'					

2.2.2.6 PIR1 Register

The PIR1 register contains the interrupt flag bits, as shown in Register 2-6.

Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global enable bit, GIE of the INTCON register. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

REGISTER 2-6: PIR1: PERIPHERAL INTERRUPT REQUEST REGISTER 1

U-0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
—	ADIF ⁽⁵⁾	RCIF ⁽³⁾	TXIF ⁽³⁾	SSPIF ⁽⁴⁾	CCP1IF ⁽²⁾	TMR2IF ⁽¹⁾	TMR1IF
bit 7							bit 0

Legend:				
R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 7		Unimplemented: Read as '0'
bit 6		ADIF: A/D Converter Interrupt Flag bit ⁽⁵⁾
		 1 = A/D conversion complete (must be cleared in software) 0 = A/D conversion has not completed or has not been started
bit 5		RCIF: EUSART Receive Interrupt Flag bit ⁽³⁾
		 1 = The EUSART receive buffer is full (cleared by reading RCREG) 0 = The EUSART receive buffer is not full
bit 4		TXIF: EUSART Transmit Interrupt Flag bit ⁽³⁾
		 1 = The EUSART transmit buffer is empty (cleared by writing to TXREG) 0 = The EUSART transmit buffer is full
bit 3		SSPIF: Synchronous Serial Port (SSP) Interrupt Flag bit ⁽⁴⁾
		 1 = The Transmission/Reception is complete (must be cleared in software) 0 = Waiting to Transmit/Receive
bit 2		CCP1IF: CCP1 Interrupt Flag bit ⁽²⁾
		Capture mode:
		 1 = A TMR1 register capture occurred (must be cleared in software) 0 = No TMR1 register capture occurred
		Compare mode:
		 1 = A TMR1 register compare match occurred (must be cleared in software) 0 = No TMR1 register compare match occurred
		PWM mode:
		Unused in this mode
bit 1		TMR2IF: Timer2 to PR2 Interrupt Flag bit ⁽¹⁾
		 1 = A Timer2 to PR2 match occurred (must be cleared in software) 0 = No Timer2 to PR2 match occurred
bit 0		TMR1IF: Timer1 Overflow Interrupt Flag bit
		 1 = The TMR1 register overflowed (must be cleared in software) 0 = The TMR1 register did not overflow
Note	1:	PIC16F685/PIC16F690 only.
	2:	PIC16F685/PIC16F689/PIC16F690 only.
	3:	PIC16F687/PIC16F689/PIC16F690 only.
	4:	PIC16F677/PIC16F687/PIC16F689/PIC16F690 only.
	5:	PIC16F677/PIC16F685/PIC16F687/PIC16F689/PIC16F690 only.

2.2.2.7 PIR2 Register

The PIR2 register contains the interrupt flag bits, as shown in Register 2-7.

Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global enable bit, GIE of the INTCON register. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

REGISTER 2-7: PIR2: PERIPHERAL INTERRUPT REQUEST REGISTER 2

R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	
OSFIF	C2IF	C1IF	EEIF	—	—	—	—	
bit 7 bit 0								

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	OSFIF: Oscillator Fail Interrupt Flag bit
	 1 = System oscillator failed, clock input has changed to INTOSC (must be cleared in software) 0 = System clock operating
bit 6	C2IF: Comparator C2 Interrupt Flag bit
	 1 = Comparator output (C2OUT bit) has changed (must be cleared in software) 0 = Comparator output (C2OUT bit) has not changed
bit 5	C1IF: Comparator C1 Interrupt Flag bit
	 1 = Comparator output (C1OUT bit) has changed (must be cleared in software) 0 = Comparator output (C1OUT bit) has not changed
bit 4	EEIF: EE Write Operation Interrupt Flag bit
	 1 = Write operation completed (must be cleared in software) 0 = Write operation has not completed or has not started
bit 3-0	Unimplemented: Read as '0'

2.2.2.8 PCON Register

The Power Control (PCON) register (see Register 2-8) contains flag bits to differentiate between a:

- Power-on Reset (POR)
- Brown-out Reset (BOR)
- Watchdog Timer Reset (WDT)
- External MCLR Reset

The PCON register also controls the Ultra Low-Power Wake-up and software enable of the BOR.

REGISTER 2-8: PCON: POWER CONTROL REGISTER

U-0	U-0	R/W-0	R/W-1	U-0	U-0	R/W-0	R/W-x
—	—	ULPWUE	SBOREN ⁽¹⁾	_	—	POR	BOR
bit 7							bit 0


Legend:				
R = Readab	le bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value a	t POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
bit 7-6	Unimple	mented: Read as '0'		
bit 5	ULPWU	E: Ultra Low-Power Wake-up	o Enable bit	
	1 = Ultra	Low-Power Wake-up enable	ed	
	0 = Ultra	Low-Power Wake-up disable	ed	
bit 4	bit 4 SBOREN: Software BOR Enable bit ⁽¹⁾		1)	
	1 = BOR	enabled		
	0 = BOR	disabled		
bit 3-2	Unimple	mented: Read as '0'		
bit 1	POR: Po	wer-on Reset Status bit		
	1 = No P	ower-on Reset occurred		
	0 = A Po	wer-on Reset occurred (mus	t be set in software after a Po	wer-on Reset occurs)
bit 0	BOR: Br	own-out Reset Status bit		
	1 = No B	rown-out Reset occurred		
	0 = A Bro	own-out Reset occurred (mu	st be set in software after a Br	own-out Reset occurs)

Note 1: BOREN<1:0> = 01 in the Configuration Word register for this bit to control the \overline{BOR} .

2.3 PCL and PCLATH

The Program Counter (PC) is 13 bits wide. The low byte comes from the PCL register, which is a readable and writable register. The high byte (PC<12:8>) is not directly readable or writable and comes from PCLATH. On any Reset, the PC is cleared. Figure 2-9 shows the two situations for the loading of the PC. The upper example in Figure 2-9 shows how the PC is loaded on a write to PCL (PCLATH<4:0> \rightarrow PCH). The lower example in Figure 2-9 shows how the PC is loaded during a CALL or GOTO instruction (PCLATH<4:3> \rightarrow PCH).

FIGURE 2-9: LOADING OF PC IN DIFFERENT SITUATIONS



2.3.1 MODIFYING PCL

Executing any instruction with the PCL register as the destination simultaneously causes the Program Counter PC<12:8> bits (PCH) to be replaced by the contents of the PCLATH register. This allows the entire contents of the program counter to be changed by writing the desired upper five bits to the PCLATH register. When the lower eight bits are written to the PCL register, all 13 bits of the program counter will change to the values contained in the PCLATH register.

A computed GOTO is accomplished by adding an offset to the program counter (ADDWF PCL). Care should be exercised when jumping into a look-up table or program branch table (computed GOTO) by modifying the PCL register. Assuming that PCLATH is set to the table start address, if the table length is greater than 255 instructions or if the lower eight bits of the memory address rolls over from 0xFF to 0x00 in the middle of the table, then PCLATH must be incremented for each address rollover that occurs between the table beginning and the target location within the table.

For more information refer to Application Note AN556, "Implementing a Table Read" (DS00556).

2.3.2 STACK

The PIC16F631/677/685/687/689/690 devices have an 8-level x 13-bit wide hardware stack (see Figures 2-2 and 2-3). The stack space is not part of either program or data space and the Stack Pointer is not readable or writable. The PC is PUSHed onto the stack when a CALL instruction is executed or an interrupt causes a branch. The stack is POPed in the event of a RETURN, RETLW or a RETFIE instruction execution. PCLATH is not affected by a PUSH or POP operation.

The stack operates as a circular buffer. This means that after the stack has been PUSHed eight times, the ninth push overwrites the value that was stored from the first push. The tenth push overwrites the second push (and so on).

Note 1:	There are no Status bits to indicate stack overflow or stack underflow conditions.
2:	There are no instructions/mnemonics called PUSH or POP. These are actions that occur from the execution of the CALL, RETURN, RETLW and RETFIE instructions or the vectoring to an interrupt address.


2.4 Indirect Addressing, INDF and FSR Registers

The INDF register is not a physical register. Addressing the INDF register will cause indirect addressing.

Indirect addressing is possible by using the INDF register. Any instruction using the INDF register actually accesses data pointed to by the File Select Register (FSR). Reading INDF itself indirectly will produce 00h. Writing to the INDF register indirectly results in a no operation (although Status bits may be affected). An effective 9-bit address is obtained by concatenating the 8-bit FSR and the IRP bit of the STATUS register, as shown in Figure 2-10.

A simple program to clear RAM location 20h-2Fh using indirect addressing is shown in Example 2-1.

EXAM	PLE 2-1:	IND	DIRECT ADDRESSING
	MOVLW	0x20	;initialize pointer
	MOVWF	FSR	;to RAM
NEXT	CLRF	INDF	;clear INDF register
	INCF	FSR	;inc pointer
	BTFSS	FSR,4	;all done?
	GOTO	NEXT	;no clear next
CONTI	NUE		;yes continue



3.0 OSCILLATOR MODULE (WITH FAIL-SAFE CLOCK MONITOR)

3.1 Overview

The Oscillator module has a wide variety of clock sources and selection features that allow it to be used in a wide range of applications while maximizing performance and minimizing power consumption. Figure 3-1 illustrates a block diagram of the Oscillator module.

Clock sources can be configured from external oscillators, quartz crystal resonators, ceramic resonators and Resistor-Capacitor (RC) circuits. In addition, the system clock source can be configured from one of two internal oscillators, with a choice of speeds selectable via software. Additional clock features include:

- Selectable system clock source between external or internal via software.
- Two-Speed Start-up mode, which minimizes latency between external oscillator start-up and code execution.
- Fail-Safe Clock Monitor (FSCM) designed to detect a failure of the external clock source (LP, XT, HS, EC or RC modes) and switch automatically to the internal oscillator.

The Oscillator module can be configured in one of eight clock modes.

- 1. EC External clock with I/O on OSC2/CLKOUT.
- 2. LP 32 kHz Low-Power Crystal mode.
- 3. XT Medium Gain Crystal or Ceramic Resonator Oscillator mode.
- 4. HS High Gain Crystal or Ceramic Resonator mode.
- 5. RC External Resistor-Capacitor (RC) with Fosc/4 output on OSC2/CLKOUT.
- 6. RCIO External Resistor-Capacitor (RC) with I/O on OSC2/CLKOUT.
- 7. INTOSC Internal oscillator with Fosc/4 output on OSC2 and I/O on OSC1/CLKIN.
- 8. INTOSCIO Internal oscillator with I/O on OSC1/CLKIN and OSC2/CLKOUT.

Clock Source modes are configured by the FOSC<2:0> bits in the Configuration Word register (CONFIG). The internal clock can be generated from two internal oscillators. The HFINTOSC is a calibrated highfrequency oscillator. The LFINTOSC is an uncalibrated low-frequency oscillator.




FIGURE 3-1: SIMPLIFIED PIC[®] MCU CLOCK SOURCE BLOCK DIAGRAM

3.2 Oscillator Control

The Oscillator Control (OSCCON) register (Figure 3-1) controls the system clock and frequency selection options. The OSCCON register contains the following bits:

- Frequency selection bits (IRCF)
- Frequency Status bits (HTS, LTS)
- System clock control bits (OSTS, SCS)

REGISTER 3-1: OSCCON: OSCILLATOR CONTROL REGISTER

U-0	R/W-1	R/W-1	R/W-0	R-1	R-0	R-0	R/W-0
—	IRCF2	IRCF1	IRCF0	OSTS ⁽¹⁾	HTS	LTS	SCS
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	Unimplemented: Read as '0'	
bit 6-4	IRCF<2:0>: Internal Oscillator Frequency Select bits	
	111 = 8 MHz	
	110 = 4 MHz (default)	
	101 = 2 MHz 100 = 1 MHz	
	100 = 1 MHz 011 = 500 kHz	
	011 = 300 kHz 010 = 250 kHz	
	001 = 125 kHz	
	000 = 31 kHz (LFINTOSC)	
bit 3	OSTS: Oscillator Start-up Time-out Status bit ⁽¹⁾	
	 1 = Device is running from the clock defined by FOSC<2:0> of the CONFIG register 0 = Device is running from the internal oscillator (HFINTOSC or LFINTOSC) 	
bit 2	HTS: HFINTOSC Status bit (High Frequency – 8 MHz to 125 kHz)	
	1 = HFINTOSC is stable	
	0 = HFINTOSC is not stable	
bit 1	LTS: LFINTOSC Stable bit (Low Frequency – 31 kHz)	
	1 = LFINTOSC is stable	
	0 = LFINTOSC is not stable	
bit 0	SCS: System Clock Select bit	
	1 = Internal oscillator is used for system clock	
	0 = Clock source defined by FOSC<2:0> of the CONFIG register	
Note 1.	Bit reacts to '0' with Two Speed Start up and LD VT at LIS selected as the Oscillator made or E	-: (

Note 1: Bit resets to '0' with Two-Speed Start-up and LP, XT or HS selected as the Oscillator mode or Fail-Safe mode is enabled.

3.3 Clock Source Modes

Clock Source modes can be classified as external or internal.

- External Clock modes rely on external circuitry for the clock source. Examples are: Oscillator modules (EC mode), quartz crystal resonators or ceramic resonators (LP, XT and HS modes) and Resistor-Capacitor (RC) mode circuits.
- Internal clock sources are contained internally within the Oscillator module. The Oscillator module has two internal oscillators: the 8 MHz High-Frequency Internal Oscillator (HFINTOSC) and the 31 kHz Low-Frequency Internal Oscillator (LFINTOSC).

The system clock can be selected between external or internal clock sources via the System Clock Select (SCS) bit of the OSCCON register. See **Section 3.6 "Clock Switching"** for additional information.

3.4 External Clock Modes

3.4.1 OSCILLATOR START-UP TIMER (OST)

If the Oscillator module is configured for LP, XT or HS modes, the Oscillator Start-up Timer (OST) counts 1024 oscillations from OSC1. This occurs following a Power-on Reset (POR) and when the Power-up Timer (PWRT) has expired (if configured), or a wake-up from Sleep. During this time, the program counter does not increment and program execution is suspended. The OST ensures that the oscillator circuit, using a quartz crystal resonator or ceramic resonator, has started and is providing a stable system clock to the Oscillator module. When switching between clock sources, a delay is required to allow the new clock to stabilize. These oscillator delays are shown in Table 3-1.

In order to minimize latency between external oscillator start-up and code execution, the Two-Speed Clock Start-up mode can be selected (see Section 3.7 "Two-Speed Clock Start-up Mode").

Switch From	Switch To	Frequency	Oscillator Delay
Sleep/POR	LFINTOSC HFINTOSC	31 kHz 125 kHz to 8 MHz	Oscillator Warm-up Delay (Twarm)
Sleep/POR	EC, RC	DC – 20 MHz	2 cycles
LFINTOSC (31 kHz)	EC, RC	DC – 20 MHz	1 cycle of each
Sleep/POR	LP, XT, HS	32 kHz to 20 MHz	1024 Clock Cycles (OST)
LFINTOSC (31 kHz)	HFINTOSC	125 kHz to 8 MHz	1 μs (approx.)

TABLE 3-1: OSCILLATOR DELAY EXAMPLES


3.4.2 EC MODE

The External Clock (EC) mode allows an externally generated logic level as the system clock source. When operating in this mode, an external clock source is connected to the OSC1 input and the OSC2 is available for general purpose I/O. Figure 3-2 shows the pin connections for EC mode.

The Oscillator Start-up Timer (OST) is disabled when EC mode is selected. Therefore, there is no delay in operation after a Power-on Reset (POR) or wake-up from Sleep. Because the PIC[®] MCU design is fully static, stopping the external clock input will have the effect of halting the device while leaving all data intact. Upon restarting the external clock, the device will resume operation as if no time had elapsed.

FIGURE 3-2:

EXTERNAL CLOCK (EC) MODE OPERATION



3.4.3 LP, XT, HS MODES

The LP, XT and HS modes support the use of quartz crystal resonators or ceramic resonators connected to OSC1 and OSC2 (Figure 3-3). The mode selects a low, medium or high gain setting of the internal inverter-amplifier to support various resonator types and speed.

LP Oscillator mode selects the lowest gain setting of the internal inverter-amplifier. LP mode current consumption is the least of the three modes. This mode is designed to drive only 32.768 kHz tuning-fork type crystals (watch crystals).

XT Oscillator mode selects the intermediate gain setting of the internal inverter-amplifier. XT mode current consumption is the medium of the three modes. This mode is best suited to drive resonators with a medium drive level specification.


HS Oscillator mode selects the highest gain setting of the internal inverter-amplifier. HS mode current consumption is the highest of the three modes. This mode is best suited for resonators that require a high drive setting.

Figure 3-3 and Figure 3-4 show typical circuits for quartz crystal and ceramic resonators, respectively.

- **Note 1:** Quartz crystal characteristics vary according to type, package and manufacturer. The user should consult the manufacturer data sheets for specifications and recommended application.
 - **2:** Always verify oscillator performance over the VDD and temperature range that is expected for the application.
 - **3:** For oscillator design assistance, reference the following Microchip Applications Notes:
 - AN826, "Crystal Oscillator Basics and Crystal Selection for rfPIC[®] and PIC[®] Devices" (DS00826)
 - AN849, "Basic PIC[®] Oscillator Design" (DS00849)
 - AN943, "Practical PIC[®] Oscillator Analysis and Design" (DS00943)
 - AN949, "Making Your Oscillator Work" (DS00949)


FIGURE 3-3: QUARTZ CRYSTAL

OPERATION (LP, XT OR HS MODE)





CERAMIC RESONATOR OPERATION (XT OR HS MODE)



3.4.4 EXTERNAL RC MODES

The external Resistor-Capacitor (RC) modes support the use of an external RC circuit. This allows the designer maximum flexibility in frequency choice while keeping costs to a minimum when clock accuracy is not required. There are two modes: RC and RCIO.

In RC mode, the RC circuit connects to OSC1. OSC2/ CLKOUT outputs the RC oscillator frequency divided by 4. This signal may be used to provide a clock for external circuitry, synchronization, calibration, test or other application requirements. Figure 3-5 shows the external RC mode connections.




FIGURE 3-5: EXTERNAL RC MODES

In RCIO mode, the RC circuit is connected to OSC1. OSC2 becomes an additional general purpose I/O pin.

The RC oscillator frequency is a function of the supply voltage, the resistor (REXT) and capacitor (CEXT) values and the operating temperature. Other factors affecting the oscillator frequency are:

- threshold voltage variation
- component tolerances
- packaging variations in capacitance

The user also needs to take into account variation due to tolerance of external RC components used.

3.5 Internal Clock Modes

The Oscillator module has two independent, internal oscillators that can be configured or selected as the system clock source.

- The HFINTOSC (High-Frequency Internal Oscillator) is factory calibrated and operates at 8 MHz. The frequency of the HFINTOSC can be user-adjusted via software using the OSCTUNE register (Register 3-2).
- The LFINTOSC (Low-Frequency Internal Oscillator) is uncalibrated and operates at 31 kHz.

The system clock speed can be selected via software using the Internal Oscillator Frequency Select bits IRCF<2:0> of the OSCCON register.

The system clock can be selected between external or internal clock sources via the System Clock Selection (SCS) bit of the OSCCON register. See **Section 3.6 "Clock Switching"** for more information.

3.5.1 INTOSC AND INTOSCIO MODES

The INTOSC and INTOSCIO modes configure the internal oscillators as the system clock source when the device is programmed using the oscillator selection or the FOSC<2:0> bits in the Configuration Word register (CONFIG).

In **INTOSC** mode, OSC1/CLKIN is available for general purpose I/O. OSC2/CLKOUT outputs the selected internal oscillator frequency divided by 4. The CLKOUT signal may be used to provide a clock for external circuitry, synchronization, calibration, test or other application requirements.

In **INTOSCIO** mode, OSC1/CLKIN and OSC2/CLKOUT are available for general purpose I/O.

3.5.2 HFINTOSC

The High-Frequency Internal Oscillator (HFINTOSC) is a factory calibrated 8 MHz internal clock source. The frequency of the HFINTOSC can be altered via software using the OSCTUNE register (Register 3-2).

The output of the HFINTOSC connects to a postscaler and multiplexer (see Figure 3-1). One of seven frequencies can be selected via software using the IRCF<2:0> bits of the OSCCON register. See Section 3.5.4 "Frequency Select Bits (IRCF)" for more information.

The HFINTOSC is enabled by selecting any frequency between 8 MHz and 125 kHz by setting the IRCF<2:0> bits of the OSCCON register \neq 000. Then, set the System Clock Source (SCS) bit of the OSCCON register to '1' or enable Two-Speed Start-up by setting the IESO bit in the Configuration Word register (CONFIG) to '1'.

The HF Internal Oscillator (HTS) bit of the OSCCON register indicates whether the HFINTOSC is stable or not.

3.5.2.1 OSCTUNE Register

The HFINTOSC is factory calibrated but can be adjusted in software by writing to the OSCTUNE register (Register 3-2).

The default value of the OSCTUNE register is '0'. The value is a 5-bit two's complement number.

When the OSCTUNE register is modified, the HFINTOSC frequency will begin shifting to the new frequency. Code execution continues during this shift. There is no indication that the shift has occurred.

OSCTUNE does not affect the LFINTOSC frequency. Operation of features that depend on the LFINTOSC clock source frequency, such as the Power-up Timer (PWRT), Watchdog Timer (WDT), Fail-Safe Clock Monitor (FSCM) and peripherals, are *not* affected by the change in frequency.

REGISTER 3-2: OSCTUNE: OSCILLATOR TUNING REGISTER

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—	—	TUN4	TUN3	TUN2	TUN1	TUN0
bit 7							bit 0
l egend:							

Logena.			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-5	Unimplemented: Read as '0'
bit 4-0	TUN<4:0>: Frequency Tuning bits
	01111 = Maximum frequency
	01110 =
	•
	•
	•
	00001 =
	00000 = Oscillator module is running at the factory-calibrated frequency.
	11111 =
	•
	•
	•
	10000 = Minimum frequency

3.5.3 LFINTOSC

The Low-Frequency Internal Oscillator (LFINTOSC) is an uncalibrated 31 kHz internal clock source.

The output of the LFINTOSC connects to a postscaler and multiplexer (see Figure 3-1). Select 31 kHz, via software, using the IRCF<2:0> bits of the OSCCON register. See Section 3.5.4 "Frequency Select Bits (IRCF)" for more information. The LFINTOSC is also the frequency for the Power-up Timer (PWRT), Watchdog Timer (WDT) and Fail-Safe Clock Monitor (FSCM).

The LFINTOSC is enabled by selecting 31 kHz (IRCF<2:0> bits of the OSCCON register = 000) as the system clock source (SCS bit of the OSCCON register = 1), or when any of the following are enabled:

- Two-Speed Start-up IESO bit of the Configuration Word register = 1 and IRCF<2:0> bits of the OSCCON register = 000
- Power-up Timer (PWRT)
- Watchdog Timer (WDT)
- Fail-Safe Clock Monitor (FSCM)

The LF Internal Oscillator (LTS) bit of the OSCCON register indicates whether the LFINTOSC is stable or not.

3.5.4 FREQUENCY SELECT BITS (IRCF)

The output of the 8 MHz HFINTOSC and 31 kHz LFINTOSC connects to a postscaler and multiplexer (see Figure 3-1). The Internal Oscillator Frequency Select bits IRCF<2:0> of the OSCCON register select the frequency output of the internal oscillators. One of eight frequencies can be selected via software:

- 8 MHz
- 4 MHz (Default after Reset)
- 2 MHz
- 1 MHz
- 500 kHz
- 250 kHz
- 125 kHz
- 31 kHz (LFINTOSC)

Note:	Following any Reset, the IRCF<2:0> bits
	of the OSCCON register are set to '110'
	and the frequency selection is set to
	4 MHz. The user can modify the IRCF bits
	to select a different frequency.

3.5.5 HFINTOSC AND LFINTOSC CLOCK SWITCH TIMING

When switching between the LFINTOSC and the HFINTOSC, the new oscillator may already be shut down to save power (see Figure 3-6). If this is the case, there is a delay after the IRCF<2:0> bits of the OSCCON register are modified before the frequency selection takes place. The LTS and HTS bits of the OSCCON register will reflect the current active status of the LFINTOSC and HFINTOSC oscillators. The timing of a frequency selection is as follows:

- 1. IRCF<2:0> bits of the OSCCON register are modified.
- 2. If the new clock is shut down, a clock start-up delay is started.
- 3. Clock switch circuitry waits for a falling edge of the current clock.
- 4. CLKOUT is held low and the clock switch circuitry waits for a rising edge in the new clock.
- CLKOUT is now connected with the new clock. LTS and HTS bits of the OSCCON register are updated as required.
- 6. Clock switch is complete.

See Figure 3-1 for more details.

If the internal oscillator speed selected is between 8 MHz and 125 kHz, there is no start-up delay before the new frequency is selected. This is because the old and new frequencies are derived from the HFINTOSC via the postscaler and multiplexer.

Start-up delay specifications are located in the oscillator tables of **Section 17.0** "Electrical **Specifications**".

FIGURE 3-6:	INTERNAL OSCILLATOR SWITCH TIMING
HFINTOSC -	LFINTOSC (FSCM and WDT disabled)
HFINTOSC	Start-up Time 2-cycle Sync Running
LFINTOSC	
IRCF <2:0>	$\neq 0$ $= 0$
System Clock	
	LFINTOSC (Either FSCM or WDT enabled)
HFINTOSC	
	2-cycle Sync Running
LFINTOSC	
IRCF <2:0>	$\neq 0$ $X = 0$
System Clock	
	HFINTOSC LFINTOSC turns off unless WDT or FSCM is enabled
LFINTOSC	
	Start-up Time 2-cycle Sync Running
HFINTOSC	
IRCF <2:0>	= 0 1/4 0
System Clock	

3.6 Clock Switching

The system clock source can be switched between external and internal clock sources via software using the System Clock Select (SCS) bit of the OSCCON register.

3.6.1 SYSTEM CLOCK SELECT (SCS) BIT

The System Clock Select (SCS) bit of the OSCCON register selects the system clock source that is used for the CPU and peripherals.

- When the SCS bit of the OSCCON register = 0, the system clock source is determined by configuration of the FOSC<2:0> bits in the Configuration Word register (CONFIG).
- When the SCS bit of the OSCCON register = 1, the system clock source is chosen by the internal oscillator frequency selected by the IRCF<2:0> bits of the OSCCON register. After a Reset, the SCS bit of the OSCCON register is always cleared.
- Note: Any automatic clock switch, which may occur from Two-Speed Start-up or Fail-Safe Clock Monitor, does not update the SCS bit of the OSCCON register. The user can monitor the OSTS bit of the OSCCON register to determine the current system clock source.

3.6.2 OSCILLATOR START-UP TIME-OUT STATUS (OSTS) BIT

The Oscillator Start-up Time-out Status (OSTS) bit of the OSCCON register indicates whether the system clock is running from the external clock source, as defined by the FOSC<2:0> bits in the Configuration Word register (CONFIG), or from the internal clock source. In particular, OSTS indicates that the Oscillator Start-up Timer (OST) has timed out for LP, XT or HS modes.

3.7 Two-Speed Clock Start-up Mode

Two-Speed Start-up mode provides additional power savings by minimizing the latency between external oscillator start-up and code execution. In applications that make heavy use of the Sleep mode, Two-Speed Start-up will remove the external oscillator start-up time from the time spent awake and can reduce the overall power consumption of the device.

This mode allows the application to wake-up from Sleep, perform a few instructions using the INTOSC as the clock source and go back to Sleep without waiting for the primary oscillator to become stable.

Note: Executing a SLEEP instruction will abort the oscillator start-up time and will cause the OSTS bit of the OSCCON register to remain clear. When the Oscillator module is configured for LP, XT or HS modes, the Oscillator Start-up Timer (OST) is enabled (see Section 3.4.1 "Oscillator Start-up Timer (OST)"). The OST will suspend program execution until 1024 oscillations are counted. Two-Speed Start-up mode minimizes the delay in code execution by operating from the internal oscillator as the OST is counting. When the OST count reaches 1024 and the OSTS bit of the OSCCON register is set, program execution switches to the external oscillator.

3.7.1 TWO-SPEED START-UP MODE CONFIGURATION

Two-Speed Start-up mode is configured by the following settings:

- IESO (of the Configuration Word register) = 1; Internal/External Switchover bit (Two-Speed Startup mode enabled).
- SCS (of the OSCCON register) = 0.
- FOSC<2:0> bits in the Configuration Word register (CONFIG) configured for LP, XT or HS mode.

Two-Speed Start-up mode is entered after:

- Power-on Reset (POR) and, if enabled, after Power-up Timer (PWRT) has expired, or
- Wake-up from Sleep.

If the external clock oscillator is configured to be anything other than LP, XT or HS mode, then Twospeed Start-up is disabled. This is because the external clock oscillator does not require any stabilization time after POR or an exit from Sleep.

3.7.2 TWO-SPEED START-UP SEQUENCE

- 1. Wake-up from Power-on Reset or Sleep.
- Instructions begin execution by the internal oscillator at the frequency set in the IRCF<2:0> bits of the OSCCON register.
- 3. OST enabled to count 1024 clock cycles.
- 4. OST timed out, wait for falling edge of the internal oscillator.
- 5. OSTS is set.
- 6. System clock held low until the next falling edge of new clock (LP, XT or HS mode).
- 7. System clock is switched to external clock source.

3.7.3 CHECKING TWO-SPEED CLOCK STATUS


Checking the state of the OSTS bit of the OSCCON register will confirm if the microcontroller is running from the external clock source, as defined by the FOSC<2:0> bits in the Configuration Word register (CONFIG), or the internal oscillator.

FIGURE 3-7:	TWO-SPEED START-UP	
HFINTOSC /		
OSC1	←Tost	
OSC2		
Program Counter	PC-N (PC	PC + 1
System Clock		

3.8 Fail-Safe Clock Monitor

The Fail-Safe Clock Monitor (FSCM) allows the device to continue operating should the external oscillator fail. The FSCM can detect oscillator failure any time after the Oscillator Start-up Timer (OST) has expired. The FSCM is enabled by setting the FCMEN bit in the Configuration Word register (CONFIG). The FSCM is applicable to all external Oscillator modes (LP, XT, HS, EC, RC and RCIO).

FIGURE 3-8: FSCM BLOCK DIAGRAM



3.8.1 FAIL-SAFE DETECTION

The FSCM module detects a failed oscillator by comparing the external oscillator to the FSCM sample clock. The sample clock is generated by dividing the LFINTOSC by 64. See Figure 3-8. Inside the fail detector block is a latch. The external clock sets the latch on each falling edge of the external clock. The sample clock clears the latch on each rising edge of the sample clock. A failure is detected when an entire half-cycle of the sample clock elapses before the primary clock goes low.

3.8.2 FAIL-SAFE OPERATION

When the external clock fails, the FSCM switches the device clock to an internal clock source and sets the bit flag OSFIF of the PIR2 register. Setting this flag will generate an interrupt if the OSFIE bit of the PIE2 register is also set. The device firmware can then take steps to mitigate the problems that may arise from a failed clock. The system clock will continue to be sourced from the internal clock source until the device firmware successfully restarts the external oscillator and switches back to external operation.

The internal clock source chosen by the FSCM is determined by the IRCF<2:0> bits of the OSCCON register. This allows the internal oscillator to be configured before a failure occurs.

3.8.3 FAIL-SAFE CONDITION CLEARING

The Fail-Safe condition is cleared after a Reset, executing a SLEEP instruction or toggling the SCS bit of the OSCCON register. When the SCS bit is toggled, the OST is restarted. While the OST is running, the device continues to operate from the INTOSC selected in OSCCON. When the OST times out, the Fail-Safe condition is cleared and the device will be operating from the external clock source. The Fail-Safe condition must be cleared before the OSFIF flag can be cleared.

3.8.4 RESET OR WAKE-UP FROM SLEEP

The FSCM is designed to detect an oscillator failure after the Oscillator Start-up Timer (OST) has expired. The OST is used after waking up from Sleep and after any type of Reset. The OST is not used with the EC or RC Clock modes so that the FSCM will be active as soon as the Reset or wake-up has completed. When the FSCM is enabled, the Two-Speed Start-up is also enabled. Therefore, the device will always be executing code while the OST is operating.

Note: Due to the wide range of oscillator start-up times, the Fail-Safe circuit is not active during oscillator start-up (i.e., after exiting Reset or Sleep). After an appropriate amount of time, the user should check the OSTS bit of the OSCCON register to verify the oscillator start-up and that the system clock switchover has successfully completed.

FIGURE 3-9: FSCM TIMING DIAGRAM




TABLE 3-2: SUMMARY OF REGISTERS ASSOCIATED WITH CLOCK SOURCES

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets ⁽¹⁾
CONFIG ⁽²⁾	CPD	CP	MCLRE	PWRTE	WDTE	FOSC2	FOSC1	FOSC0	_	_
OSCCON	—	IRCF2	IRCF1	IRCF0	OSTS	HTS	LTS	SCS	-110 x000	-110 x000
OSCTUNE	—	—	_	TUN4	TUN3	TUN2	TUN1	TUN0	0 0000	u uuuu
PIE1	—	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	-000 0000	-000 0000
PIR1	—	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	-000 0000	-000 0000

Note 1: Other (non Power-up) Resets include MCLR Reset and Watchdog Timer Reset during normal operation.

2: See Configuration Word register (Register 14-1) for operation of all register bits.

4.0 I/O PORTS

There are as many as eighteen general purpose I/O pins available. Depending on which peripherals are enabled, some or all of the pins may not be available as general purpose I/O. In general, when a peripheral is enabled, the associated pin may not be used as a general purpose I/O pin.

4.1 PORTA and the TRISA Registers

PORTA is a 6-bit wide, bidirectional port. The corresponding data direction register is TRISA (Register 4-2). Setting a TRISA bit (= 1) will make the corresponding PORTA pin an input (i.e., disable the output driver). Clearing a TRISA bit (= 0) will make the corresponding PORTA pin an output (i.e., enables output driver and puts the contents of the output latch on the selected pin). The exception is RA3, which is input only and its TRIS bit will always read as '1'. Example 4-1 shows how to initialize PORTA.

Reading the PORTA register (Register 4-1) reads the status of the pins, whereas writing to it will write to the PORT latch. All write operations are read-modify-write

REGISTER 4-1: PORTA: PORTA REGISTER

operations. Therefore, a write to a port implies that the port pins are read, this value is modified and then written to the PORT data latch. RA3 reads '0' when MCLRE = 1.

The TRISA register controls the PORTA pin output drivers, even when they are being used as analog inputs. The user should ensure the bits in the TRISA register are maintained set when using them as analog inputs. I/O pins configured as analog input always read '0'.

Note: The ANSEL register must be initialized to configure an analog channel as a digital input. Pins configured as analog inputs will read '0'.

EXAMPLE 4-1: INITIALIZING PORTA

BCF	STATUS, RP0; Bank 0
BCF	STATUS, RP1;
CLRF	PORTA ;Init PORTA
BSF	STATUS, RP1; Bank 2
CLRF	ANSEL ;digital I/O
BSF	STATUS, RP0; Bank 1
BCF	STATUS, RP1;
MOVLW	0Ch ;Set RA<3:2> as inputs
MOVWF	TRISA ;and set RA<5:4,1:0>
	;as outputs
BCF	STATUS, RP0; Bank 0

U-0	U-0	R/W-x	R/W-x	R-x	R/W-x	R/W-x	R/W-x
—	_	RA5	RA4	RA3	RA2	RA1	RA0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as	'0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-6	Unimplemented: Read as '0'
bit 5-0	RA<5:0> : PORTA I/O Pin bit 1 = Port pin is > VIH
	0 = Port pin is < VIL

REGISTER 4-2: TRISA: PORTA TRI-STATE REGISTER

U-0	U-0	R/W-1	R/W-1	R-1	R/W-1	R/W-1	R/W-1
—	—	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-6 Unimplemented: Read as '0'

TRISA<5:0>: PORTA Tri-State Control bit

- 1 = PORTA pin configured as an input (tri-stated)
 - 0 = PORTA pin configured as an output

Note 1: TRISA<3> always reads '1'.

bit 5-0

2: TRISA<5:4> always reads '1' in XT, HS and LP Oscillator modes.

4.2 Additional Pin Functions

Every PORTA pin on this device family has an interrupton-change option and a weak pull-up option. RA0 also has an Ultra Low-Power Wake-up option. The next three sections describe these functions.

4.2.1 ANSEL AND ANSELH REGISTERS

The ANSEL and ANSELH registers are used to disable the input buffers of I/O pins, which allow analog voltages to be applied to those pins without causing excessive current. Setting the ANSx bit of a corresponding pin will cause all digital reads of that pin to return '0' and also permit analog functions of that pin to operate correctly.

The state of the ANSx bit has no effect on the digital output function of its corresponding pin. A pin with the TRISx bit clear and ANSx bit set will operate as a digital output, together with the analog input function of that pin. Pins with the ANSx bit set always read '0', which can cause unexpected behavior when executing read or write operations on the port due to the read-modifywrite sequence of all such operations.

4.2.2 WEAK PULL-UPS

Each of the PORTA pins, except RA3, has an individually configurable internal weak pull-up. Control bits WPUAx enable or disable each pull-up. Refer to Register 4-4. Each weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on a Power-on Reset by the RABPU bit of the OPTION register. A weak pull-up is automatically enabled for RA3 when configured as MCLR and disabled when RA3 is an I/O. There is no software control of the MCLR pull-up.

4.2.3 INTERRUPT-ON-CHANGE

Each PORTA pin is individually configurable as an interrupt-on-change pin. Control bits IOCAx enable or disable the interrupt function for each pin. Refer to Register 4-6. The interrupt-on-change is disabled on a Power-on Reset.

For enabled interrupt-on-change pins, the values are compared with the old value latched on the last read of PORTA. The 'mismatch' outputs of the last read are OR'd together to set the PORTA Change Interrupt Flag bit (RABIF) in the INTCON register (Register 2-6).

This interrupt can wake the device from Sleep. The user, in the Interrupt Service Routine, clears the interrupt by:

- a) Any read or write of PORTA. This will end the mismatch condition, then,
- b) Clear the flag bit RABIF.

A mismatch condition will continue to set flag bit RABIF. Reading PORTA will end the mismatch condition and allow flag bit RABIF to be cleared. The latch holding the last read value is not affected by a MCLR nor BOR Reset. After these Resets, the RABIF flag will continue to be set if a mismatch is present.

Note: If a change on the I/O pin should occur when the read operation is being executed (start of the Q2 cycle), then the RABIF interrupt flag may not get set.

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
ANS7	ANS6	ANS5	ANS4	ANS3	ANS2	ANS1	ANS0
bit 7	•				•		bit 0
Legend:							
R = Readable	bit	W = Writable	le bit U = Unimplemented bit, read as '0'				
-n = Value at F	POR	'1' = Bit is set		0' = Bit is cleared $x = Bit is unknown$			

REGISTER 4-3: ANSEL: ANALOG SELECT REGISTER

bit 7-0 ANS<7:0>: Analog Select bits Analog select between analog or digital function on pins AN<7:0>, respectively. 1 = Analog input. Pin is assigned as analog input⁽¹⁾. 0 = Digital I/O. Pin is assigned to port or special function.

REGISTER 4-4: ANSELH: ANALOG SELECT HIGH REGISTER⁽²⁾

U-0	U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—	—	ANS11	ANS10	ANS9	ANS8
bit 7							bit 0

Legend:						
R = Readable bit	W = Writable bit	U = Unimplemented bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 3-0 ANS<11:8>: Analog Select bits

Analog select between analog or digital function on pins AN<7:0>, respectively.

1 = Analog input. Pin is assigned as analog input⁽¹⁾.

0 = Digital I/O. Pin is assigned to port or special function.

Note 1: Setting a pin to an analog input automatically disables the digital input circuitry, weak pull-ups and interrupt-on-change if available. The corresponding TRIS bit must be set to Input mode in order to allow external control of the voltage on the pin.

2: PIC16F677/PIC16F685/PIC16F687/PIC16F689/PIC16F690 only.

Note 1: Setting a pin to an analog input automatically disables the digital input circuitry, weak pull-ups and interrupt-on-change if available. The corresponding TRIS bit must be set to Input mode in order to allow external control of the voltage on the pin.

U-0	U-0	R/W-1	R/W-1	U-0	R/W-1	R/W-1	R/W-1	
_	_	WPUA5	WPUA4		WPUA2	WPUA1	WPUA0	
bit 7							bit 0	
Legend:								
R = Read	able bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'		
-n = Value at POR '1' = Bit is set				'0' = Bit is cle	ared	x = Bit is unki	nown	
bit 7-6 bit 5-4	-	nented: Read as '(
DIL 5-4	1 = Pull-up	WPUA<5:4>: Weak Pull-up Register bit 1 = Pull-up enabled 0 = Pull-up disabled						
bit 3	3 Unimplemented: Read as '0'							
bit 2-0	WPUA<2: 1 = Pull-up 0 = Pull-up		Register bit					
Note 1: 2:		bit of the OPTION	•				bled.	

WPUA: PORTA REGISTER **REGISTER 4-5:**

3: The RA3 pull-up is enabled when configured as MCLR and disabled as an I/O in the Configuration Word.

4: WPUA<5:4> always reads '1' in XT, HS and LP Oscillator modes.

REGISTER 4-6: IOCA: INTERRUPT-ON-CHANGE PORTA REGISTER

Logondi							
bit 7							bit 0
_	—	IOCA5	IOCA4	IOCA3	IOCA2	IOCA1	IOCA0
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

Legena.					
R = Readable bit	R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 7-6 Unimplemented: Read as '0'

bit 5-0 IOCA<5:0>: Interrupt-on-change PORTA Control bit

1 = Interrupt-on-change enabled

0 = Interrupt-on-change disabled

Note 1: Global Interrupt Enable (GIE) must be enabled for individual interrupts to be recognized.

2: IOCA<5:4> always reads '1' in XT, HS and LP Oscillator modes.

4.2.4 ULTRA LOW-POWER WAKE-UP

The Ultra Low-Power Wake-up (ULPWU) on RA0 allows a slow falling voltage to generate an interrupt-on-change on RA0 without excess current consumption. The mode is selected by setting the ULPWUE bit of the PCON register. This enables a small current sink, which can be used to discharge a capacitor on RA0.

Follow these steps to use this feature:

- a) Charge the capacitor on RA0 by configuring the RA0 pin to output (= 1).
- b) Configure RA0 as an input.
- c) Enable interrupt-on-change for RA0.
- d) Set the ULPWUE bit of the PCON register to begin the capacitor discharge.
- e) Execute a **SLEEP** instruction.

When the voltage on RA0 drops below VIL, an interrupt will be generated which will cause the device to wakeup and execute the next instruction. If the GIE bit of the INTCON register is set, the device will then call the interrupt vector (0004h). See Section 4.4.2 "Interrupton-change" and Section 14.3.3 "PORTA/PORTB Interrupt" for more information.

This feature provides a low-power technique for periodically waking up the device from Sleep. The time-out is dependent on the discharge time of the RC circuit on RA0. See Example 4-2 for initializing the Ultra Low-Power Wake-up module. A series resistor between RA0 and the external capacitor provides overcurrent protection for the RA0/ AN0/C1IN+/ICSPDAT/ULPWU pin and can allow for software calibration of the time-out (see Figure 4-1). A timer can be used to measure the charge time and discharge time of the capacitor. The charge time can then be adjusted to provide the desired interrupt delay. This technique will compensate for the affects of temperature, voltage and component accuracy. The Ultra Low-Power Wake-up peripheral can also be configured as a simple Programmable Low-Voltage Detect or temperature sensor.

Note: For more information, refer to Application Note AN879, "Using the Microchip Ultra Low-Power Wake-up Module" (DS00879).

EXAMPLE 4-2: ULTRA LOW-POWER WAKE-UP INITIALIZATION

BCF	STATUS, RPO	;Bank 0
BCF	STATUS, RP1	;
BSF	porta,0	;Set RA0 data latch
BSF	STATUS, RP1	;Bank 2
BCF	ANSEL,0	;RAO to digital I/O
BSF	STATUS, RPO	;Bank 1
BCF	STATUS, RP1	;
BCF	TRISA,0	;Output high to
CALL	CapDelay	;charge capacitor
BSF	PCON, ULPWUE	;Enable ULP Wake-up
BSF	IOCA,0	;Select RA0 IOC
BSF	TRISA,0	;RAO to input
MOVLW	B'10001000'	;Enable interrupt
MOVWF	INTCON	;and clear flag
BCF	STATUS, RPO	;Bank 0
SLEEP		;Wait for IOC
NOP		;

4.2.5 PIN DESCRIPTIONS AND DIAGRAMS

Each PORTA pin is multiplexed with other functions. The pins and their combined functions are briefly described here. For specific information about individual functions such as the comparator or the A/D Converter (ADC), refer to the appropriate section in this data sheet.

4.2.5.1 RA0/AN0/C1IN+/ICSPDAT/ULPWU

Figure 4-2 shows the diagram for this pin. The RA0/ AN0/C1IN+/ICSPDAT/ULPWU pin is configurable to function as one of the following:

- a general purpose I/O
- an analog input for the ADC (except PIC16F631)
- an analog input to Comparator C1
- In-Circuit Serial Programming[™] data
- · an analog input for the Ultra Low-Power Wake-up




FIGURE 4-1: BLOCK DIAGRAM OF RA0

4.2.5.2 RA1/AN1/C12IN0-/VREF/ICSPCLK

Figure 4-2 shows the diagram for this pin. The RA1/ AN1/C12IN0-/VREF/ICSPCLK pin is configurable to function as one of the following:

- a general purpose I/O
- an analog input for the ADC (except PIC16F631)
- an analog input to Comparator C1 or C2
- a voltage reference input for the ADC
- In-Circuit Serial Programming clock

BLOCK DIAGRAM OF RA1 FIGURE 4-2: Analog(1) Input Mode Data Bus D Q VDD WR CK Q Weak WPU RABPU RD WPU/ Vdd D Q WR СК Q PORTA I/O Pin D G Vss WR СК Q TRIS Analog⁽¹⁾ Input Mode RD TRIS/ RD PORT/ D Q D Q WR Q IOCA

ΕN

D

ΕN

Q

RD PORTA

ANSEL determines Analog Input mode.

Not implemented on PIC16F631.


Q3

4.2.5.3 RA2/AN2/T0CKI/INT/C1OUT

Figure 4-3 shows the diagram for this pin. The RA2/AN2/ T0CKI/INT/C1OUT pin is configurable to function as one of the following:

- a general purpose I/O
- an analog input for the ADC (except PIC16F631)
- the clock input for Timer0
- an external edge triggered interrupt
- a digital output from Comparator C1

FIGURE 4-3: BLOCK DIAGRAM OF RA2



To Comparator <u>To A/D Conv</u>erter⁽²⁾

RD

IOCA

Interrupt-on-

Change


Note 1:

2:

4.2.5.4 RA3/MCLR/VPP

Figure 4-4 shows the diagram for this pin. The RA3/ MCLR/VPP pin is configurable to function as one of the following:

- a general purpose input
- as Master Clear Reset with weak pull-up




4.2.5.5 RA4/AN3/T1G/OSC2/CLKOUT

Figure 4-5 shows the diagram for this pin. The RA4/ AN3/T1G/OSC2/CLKOUT pin is configurable to function as one of the following:

- a general purpose I/O
- an analog input for the ADC (except PIC16F631)
- a Timer1 gate input
- a crystal/resonator connection
- · a clock output





- 2: With CLKOUT option.
- 3: ANSEL determines Analog Input mode.
- 4: Not implemented on PIC16F631.

4.2.5.6 RA5/T1CKI/OSC1/CLKIN

Figure 4-6 shows the diagram for this pin. The RA5/ T1CKI/OSC1/CLKIN pin is configurable to function as one of the following:

- a general purpose I/O
- a Timer1 clock input
- a crystal/resonator connection
- a clock input




FIGURE 4-6: BLOCK DIAGRAM OF RA5

TABLE 4-1:	SUMMARY OF REGISTERS ASSOCIATED WITH PORTA
------------	--

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
ADCON0	ADFM	VCFG	CHS3	CHS2	CHS1	CHS0	GO/DONE	ADON	0000 0000	0000 0000
ANSEL	ANS7	ANS6	ANS5	ANS4	ANS3	ANS2	ANS1	ANS0	1111 1111	1111 1111
CM1CON0	C1ON	C1OUT	C1OE	C1POL	_	C1R	C1CH1	C1CH0	0000 -000	0000 -000
INTCON	GIE	PEIE	T0IE	INTE	RABIE	T0IF	INTF	RABIF	0000 000x	0000 000x
IOCA	_	_	IOCA5	IOCA4	IOCA3	IOCA2	IOCA1	IOCA0	00 0000	00 0000
OPTION_REG	RABPU	INTEDG	TOCS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
PORTA	_	_	RA5	RA4	RA3	RA2	RA1	RA0	xx xxxx	uu uuuu
SSPCON	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 0000
T1CON	T1GINV	TMR1GE	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	0000 0000	uuuu uuuu
TRISA		_	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	11 1111	11 1111
WPUA	_	—	WPUA5	WPUA4	—	WPUA2	WPUA1	WPUA0	11 -111	11 -111

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by PORTA.

4.3 PORTB and TRISB Registers

PORTB is a 4-bit wide, bidirectional port. The corresponding data direction register is TRISB (Register 4-6). Setting a TRISB bit (= 1) will make the corresponding PORTB pin an input (i.e., put the corresponding output driver in a High-Impedance mode). Clearing a TRISB bit (= 0) will make the corresponding PORTB pin an output (i.e., enable the output driver and put the contents of the output latch on the selected pin). Example 4-3 shows how to initialize PORTB. Reading the PORTB register (Register 4-5) reads the status of the pins, whereas writing to it will write to the PORT latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, this value is modified and then written to the PORT

The TRISB register controls the PORTB pin output drivers, even when they are being used as analog inputs. The user should ensure the bits in the TRISB register are maintained set when using them as analog inputs. I/O pins configured as analog input always read '0'.

EXAMPLE 4-3: INITIALIZING PORTB

BCF	STATUS, RPO	;Bank 0
BCF	STATUS, RP1	;
CLRF	PORTB	;Init PORTB
BSF	STATUS, RPO	;Bank 1
MOVLW	FFh	;Set RB<7:4> as inputs
MOVWF	TRISB	;
BCF	STATUS, RPO	;Bank 0

Note: The ANSELH register must be initialized to configure an analog channel as a digital input. Pins configured as analog inputs will read '0'.

4.4 Additional PORTB Pin Functions

PORTB pins RB<7:4> on the device family device have an interrupt-on-change option and a weak pull-up option. The following three sections describe these PORTB pin functions.

REGISTER 4-7: PORTB: PORTB REGISTER

4.4.1 WEAK PULL-UPS

Each of the PORTB pins has an individually configurable internal weak pull-up. Control bits WPUB<7:4> enable or disable each pull-up (see Register 4-9). Each weak pull up is automatically turned off when the port pin is configured as an output. <u>All pull-ups</u> are disabled on a Power-on Reset by the RABPU bit of the OPTION register.

4.4.2 INTERRUPT-ON-CHANGE

Four of the PORTB pins are individually configurable as an interrupt-on-change pin. Control bits IOCB<7:4> enable or disable the interrupt function for each pin. Refer to Register 4-10. The interrupt-on-change feature is disabled on a Power-on Reset.

For enabled interrupt-on-change pins, the present value is compared with the old value latched on the last read of PORTB to determine which bits have changed or mismatch the old value. The 'mismatch' outputs are OR'd together to set the PORTB Change Interrupt flag bit (RABIF) in the INTCON register (Register 2-3).

This interrupt can wake the device from Sleep. The user, in the Interrupt Service Routine, clears the interrupt by:

- a) Any read or write of PORTB. This will end the mismatch condition.
- b) Clear the flag bit RABIF.

A mismatch condition will continue to set flag bit RABIF. Reading or writing PORTB will end the mismatch condition and allow flag bit RABIF to be cleared. The latch holding the last read value is not affected by a MCLR nor Brown-out Reset. After these Resets, the RABIF flag will continue to be set if a mismatch is present.

Note:	If a change on the I/O pin should occur when the read operation is being executed (start of the Q2 cycle), then the RABIF interrupt flag may not get set. Furthermore, since a read or write on a port affects all bits of that port, care must be taken when using multiple pins in Interrupt-on-Change mode. Changes on one pin may not be seen while servicing changes on another pin.

R/W-x	R/W-x	R/W-x	R/W-x	U-0	U-0	U-0	U-0				
RB7	RB6	RB5	RB4	—	_	—	_				
bit 7	pit 7						bit (
Legend:											
R = Readable bi	Readable bit W = Writable bit				U = Unimplemented bit, read as '0'						
-n = Value at PO	R	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown							
bit 7-4	RB<7:4> : PORTB I/O Pin bit 1 = Port pin is > VI∺ 0 = Port pin is < VI∟										
bit 3-0	Unimplemented	I Read as '0'									

REGISTER 4-8: TRISB: PORTB TRI-STATE REGISTER

R/W-1	R/W-1	R/W-1	R/W-1	U-0	U-0	U-0	U-0	
TRISB7	TRISB6	TRISB5	TRISB4	—	—	—	_	
bit 7				-	·		bit 0	
Legend:								
R = Readable bi	t	W = Writable b	it	U = Unimplen	nented bit, read as	ʻ0'		
-n = Value at PO	R	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unknow	vn	
bit 7-4 bit 3-0 REGISTER 4-	1 = PORTB pin 0 = PORTB pin Unimplemente	PORTB Tri-State configured as a configured as a ed: Read as '0'	n input (tri-state n output		R			
R/W-1	R/W-1	R/W-1	R/W-1	U-0	U-0	U-0	U-0	
WPUB7	WPUB6	WPUB5	WPUB4	-	—	—	_	
bit 7					·		bit 0	
Legend:								
R = Readable bi	t	W = Writable b	it	U = Unimplemented bit, read as '0'				
-n = Value at PO	R	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unknow	vn	
	1 = Pull-up ena 0 = Pull-up disa Unimplemente obal RABPU bit o	abled e d : Read as '0' f the OPTION re	gister must be		vidual pull-ups to b tput mode (TRISB			

REGISTER 4-10: IOCB: INTERRUPT-ON-CHANGE PORTB REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0
IOCB7	IOCB6	IOCB5	IOCB4	—	—	—	—
bit 7 bit 0							

Legend:				
R = Readable bit	W = Writable bit	able bit U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 7-4	IOCB<7:4>: Interrupt-on-Change PORTB Control bit
	1 = Interrupt-on-change enabled
	0 = Interrupt-on-change disabled
bit 3-0	Unimplemented: Read as '0'


4.4.3 PIN DESCRIPTIONS AND DIAGRAMS

Each PORTB pin is multiplexed with other functions. The pins and their combined functions are briefly described here. For specific information about individual functions such as the SSP, l^2C^{TM} or interrupts, refer to the appropriate section in this data sheet.

4.4.3.1 RB4/AN10/SDI/SDA


Figure 4-7 shows the diagram for this pin. The RB4/ AN10/SDI/SDA⁽¹⁾ pin is configurable to function as one of the following:

- a general purpose I/O
- an analog input for the ADC (except PIC16F631)
- a SPI data I/O
- an I²C data I/O









4.4.3.2 RB5/AN11/RX/DT^(1, 2)

Figure 4-8 shows the diagram for this pin. The RB5/ AN11/RX/DT pin is configurable to function as one of the following:


- a general purpose I/O
- an analog input for the ADC (except PIC16F631)
- an asynchronous serial input
- a synchronous serial data I/O

Note 1: RX and DT are available on PIC16F687/ PIC16F689/PIC16F690 only.

2: AN11 is not implemented on PIC16F631.

FIGURE 4-8:

BLOCK DIAGRAM OF RB5



4.4.3.3 RB6/SCK/SCL


Figure 4-9 shows the diagram for this pin. The RB6/ SCK/SCL⁽¹⁾ pin is configurable to function as one of the following:

- a general purpose I/O
- a SPI clock
- an l²C[™] clock

Note 1:	SCK	and	SCL	are	available	on
	PIC16F677/PIC16F687/PIC16F689/					
	PIC16F690 only.					

FIGURE 4-9:

BLOCK DIAGRAM OF RB6




4.4.3.4 RB7/TX/CK

Figure 4-10 shows the diagram for this pin. The RB7/ $TX/CK^{(1)}$ pin is configurable to function as one of the following:

- a general purpose I/O
- an asynchronous serial output
- a synchronous clock I/O

Note 1: TX and CK are available on PIC16F687/ PIC16F689/PIC16F690 only.

FIGURE 4-10: BLOCK DIAGRAM OF RB7



Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
IOCB	IOCB7	IOCB6	IOCB5	IOCB4	—	—	_	_	0000	0000
INTCON	GIE	PEIE	TOIE	INTE	RABIE	T0IF	INTF	RABIF	0000 000x	0000 000x
PORTB	RB7	RB6	RB5	RB4			—	_	xxxx	uuuu
TRISB	TRISB7	TRISB6	TRISB5	TRISB4			—	_	1111	1111
WPUB	WPUB7	WPUB6	WPUB5	WPUB4	_	_	—	—	1111	1111

TABLE 4-2: SUMMARY OF REGISTERS ASSOCIATED WITH PORTB

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by PORTB.

4.5 PORTC and TRISC Registers

PORTC is a 8-bit wide, bidirectional port. The corresponding data direction register is TRISC (Register 4-10). Setting a TRISC bit (= 1) will make the corresponding PORTC pin an input (i.e., put the corresponding output driver in a High-Impedance mode). Clearing a TRISC bit (= 0) will make the corresponding PORTC pin an output (i.e., enable the output driver and put the contents of the output latch on the selected pin). Example 4-4 shows how to initialize PORTC. Reading the PORTC register (Register 4-9) reads the status of the pins, whereas writing to it will write to the PORT latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, this value is modified and then written to the PORT data latch.

The TRISC register controls the PORTC pin output drivers, even when they are being used as analog inputs. The user should ensure the bits in the TRISC register are maintained set when using them as analog inputs. I/O pins configured as analog input always read '0'.

Note:	The ANSEL and ANSELH registers must			
	be initialized to configure an analog			
	channel as a digital input. Pins configured			
	as analog inputs will read '0'.			

EXAMPLE 4-4: INITIALIZING PORTC

BCF	STATUS, RPO	;Bank 0
BCF	STATUS, RP1	;
CLRF	PORTC	;Init PORTC
BSF	STATUS, RP1	;Bank 2
CLRF	ANSEL	;digital I/O
BSF	STATUS, RPO	;Bank 1
BCF	STATUS, RP1	i
MOVLW	0Ch	;Set RC<3:2> as inputs
MOVWF	TRISC	;and set RC<5:4,1:0>
		;as outputs
BCF	STATUS, RPO	;Bank 0

REGISTER 4-11: PORTC: PORTC REGISTER

R/W-0	R/W-x						
RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0

RC<7:0>: PORTC General Purpose I/O Pin bit 1 = Port pin is > VIH

0 = Port pin is < VIL

REGISTER 4-12: TRISC: PORTC TRI-STATE REGISTER

R/W-1	R/W-1	R/W-1	R/W-1	R-1	R/W-1	R/W-1	R/W-1
TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0

TRISC<7:0>: PORTC Tri-State Control bit

1 = PORTC pin configured as an input (tri-stated)

0 = PORTC pin configured as an output

4.5.1 RC0/AN4/C2IN+

The RC0 is configurable to function as one of the following:

- a general purpose I/O
- an analog input for the ADC (except PIC16F631)
- an analog input to Comparator C2


4.5.2 RC1/AN5/C12IN1-

The RC1 is configurable to function as one of the following:

- a general purpose I/O
- · an analog input for the ADC
- an analog input to Comparator C1 or C2

FIGURE 4-11:

BLOCK DIAGRAM OF RC0 AND RC1



RC2/AN6/C12IN2-/P1D 4.5.3

The RC2/AN6/P1D⁽¹⁾ is configurable to function as one of the following:

- a general purpose I/O
- an analog input for the ADC (except PIC16F631)
- · a PWM output
- an analog input to Comparator C1 or C2

Note 1: P1D is available on PIC16F685/ PIC16F690 only.

4.5.4 RC3/AN7/C12IN3-/P1C


The RC3/AN7/P1C⁽¹⁾ is configurable to function as one of the following:

- a general purpose I/O
- an analog input for the ADC (except PIC16F631)
- · a PWM output
- · a PWM output
- an analog input to Comparator C1 or C2

Note 1: P1C is available on PIC16F685/ PIC16F690 only.

FIGURE 4-12:

BLOCK DIAGRAM OF RC2 AND RC3



1: ANSEL determines Analog Input mode.

2: Not implemented on PIC16F631.

4.5.5 RC4/C2OUT/P1B

The RC4/C2OUT/P1B^(1, 2) is configurable to function as one of the following:

- a general purpose I/O
- a digital output from Comparator C2
- a PWM output


WR

TRISC

RD TRISC RD PORTC

<u>CK</u> Q

- Note 1: Enabling both C2OUT and P1B will cause a conflict on RC4 and create unpredictable results. Therefore, if C2OUT is enabled, the ECCP+ can not be used in Half-Bridge or Full-Bridge mode and vise-versa.
 - 2: P1B is available on PIC16F685/ PIC16F690 only.



Available on PIC16F685/PIC16F690 only.

FIGURE 4-13: BLOCK DIAGRAM OF RC4


4.5.6 RC5/CCP1/P1A

The RC5/CCP1/P1A⁽¹⁾ is configurable to function as one of the following:

- a general purpose I/O
- a digital input/output for the Enhanced CCP
- a PWM output

Note 1: CCP1 and P1A are available on PIC16F685/PIC16F690 only.

FIGURE 4-14: BLOCK DIAGRAM OF RC5



4.5.7 RC6/AN8/SS


The RC6/AN8/ $\overline{SS}^{(1,2)}$ is configurable to function as one of the following:

- a general purpose I/O
- an analog input for the ADC (except PIC16F631)
- a slave select input

Note 1:	SS is available on PIC16F687/PIC16F689/
	PIC16F690 only.

2: AN8 is not implemented on PIC16F631.

FIGURE 4-15: BLOCK DIAGRAM OF RC6



4.5.8 RC7/AN9/SDO

The RC7/AN9/SDO $^{(1,2)}$ is configurable to function as one of the following:

- a general purpose I/O
- an analog input for the ADC (except PIC16F631)
- a serial data output



2: AN9 is not implemented on PIC16F631.

FIGURE 4-16: BLOCK DIAGRAM OF RC7




TABLE 4-3:	SUMMARY OF REGISTERS ASSOCIATED WITH PORTC
------------	--

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
ANSEL	ANS7	ANS6	ANS5	ANS4	ANS3	ANS2	ANS1	ANS0	1111 1111	1111 1111
ANSELH	_	_	_		ANS11	ANS10	ANS9	ANS8	1111	1111
CCP1CON ⁽²⁾	P1M1	P1M0	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	0000 0000	0000 0000
CM2CON0	C2ON	C2OUT	C2OE	C2POL	—	C2R	C2CH1	C2CH0	0000 -000	0000 -000
CM2CON1	MC10UT	MC2OUT	_	-	_	_	T1GSS	C2SYNC	0010	0010
PORTC	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	XXXX XXXX	uuuu uuuu
PSTRCON	_	_	_	STRSYNC	STRD	STRC	STRB	STRA	0 0001	0 0001
SRCON	SR1	SR0	C1SEN	C2REN	PULSS	PULSR	_	_	0000 00	0000 00
SSPCON ⁽¹⁾	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 0000
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	1111 1111	1111 1111
VRCON	C1VREN	C2VREN	VRR	VP6EN	VR3	VR2	VR1	VR0	0000 0000	0000 0000

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by PORTC.

Note 1: PIC16F687/PIC16F689/PIC16F690 only.

2: PIC16F685/PIC16F690 only.

5.0 TIMER0 MODULE

The Timer0 module is an 8-bit timer/counter with the following features:

- 8-bit timer/counter register (TMR0)
- 8-bit prescaler (shared with Watchdog Timer)
- Programmable internal or external clock source
- Programmable external clock edge selection
- Interrupt on overflow

Figure 5-1 is a block diagram of the Timer0 module.

5.1 Timer0 Operation

When used as a timer, the Timer0 module can be used as either an 8-bit timer or an 8-bit counter.

5.1.1 8-BIT TIMER MODE

When used as a timer, the Timer0 module will increment every instruction cycle (without prescaler). Timer mode is selected by clearing the T0CS bit of the OPTION register to '0'.

When TMR0 is written, the increment is inhibited for two instruction cycles immediately following the write.

Note: The value written to the TMR0 register can be adjusted, in order to account for the two instruction cycle delay when TMR0 is written.

5.1.2 8-BIT COUNTER MODE

When used as a counter, the Timer0 module will increment on every rising or falling edge of the T0CKI pin. The incrementing edge is determined by the T0SE bit of the OPTION register. Counter mode is selected by setting the T0CS bit of the OPTION register to '1'.




FIGURE 5-1: BLOCK DIAGRAM OF THE TIMER0/WDT PRESCALER

5.1.3 SOFTWARE PROGRAMMABLE PRESCALER

A single software programmable prescaler is available for use with either Timer0 or the Watchdog Timer (WDT), but not both simultaneously. The prescaler assignment is controlled by the PSA bit of the OPTION register. To assign the prescaler to Timer0, the PSA bit must be cleared to a '0'.

There are eight prescaler options for the Timer0 module ranging from 1:2 to 1:256. The prescale values are selectable via the PS<2:0> bits of the OPTION register. In order to have a 1:1 prescaler value for the Timer0 module, the prescaler must be assigned to the WDT module.

The prescaler is not readable or writable. When the prescaler is assigned to the Timer0 module, all instructions writing to the TMR0 register will clear the prescaler.

When the prescaler is assigned to WDT, a CLRWDT instruction will clear the prescaler along with the WDT.

5.1.3.1 Switching Prescaler Between Timer0 and WDT Modules

As a result of having the prescaler assigned to either Timer0 or the WDT, it is possible to generate an unintended device Reset when switching prescaler values. When changing the prescaler assignment from Timer0 to the WDT module, the instruction sequence shown in Example 5-1, must be executed.

EXAMPLE 5-1: CHANGING PRESCALER (TIMER0 \rightarrow WDT)

BANKSEL	TMR0	i
CLRWDT		;Clear WDT
CLRF	TMR0	;Clear TMR0 and
		;prescaler
BANKSEL	OPTION_REG	;
BSF	OPTION_REG,	PSA;Select WDT
CLRWDT		;
		;
MOVLW	b'11111000'	;Mask prescaler
ANDWF	OPTION_REG,	W; bits
IORLW	b'0000101'	;Set WDT prescaler
MOVWF	OPTION_REG	; to 1:32

When changing the prescaler assignment from the WDT to the Timer0 module, the following instruction sequence must be executed (see Example 5-2).

EXAMPLE 5-2: CHANGING PRESCALER (WDT \rightarrow TIMER0)

CLRWDT	;Clear WDT and
	;prescaler
BANKSEL	OPTION_REG ;
MOVLW	b'11110000';Mask TMR0 select and
ANDWF	OPTION_REG,W; prescaler bits
IORLW	b'00000011';Set prescale to 1:16
MOVWF	OPTION_REG ;

5.1.4 TIMER0 INTERRUPT

Timer0 will generate an interrupt when the TMR0 register overflows from FFh to 00h. The T0IF interrupt flag bit of the INTCON register is set every time the TMR0 register overflows, regardless of whether or not the Timer0 interrupt is enabled. The T0IF bit must be cleared in software. The Timer0 interrupt enable is the T0IE bit of the INTCON register.

Note:	The Timer0 interrupt cannot wake the
	processor from Sleep since the timer is
	frozen during Sleep.

5.1.5 USING TIMER0 WITH AN EXTERNAL CLOCK

When Timer0 is in Counter mode, the synchronization of the T0CKI input and the Timer0 register is accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the internal phase clocks. Therefore, the high and low periods of the external clock source must meet the timing requirements as shown in Section 17.0 "Electrical Specifications".

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1		
RABPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0		
bit 7							bit (
Legend:									
R = Readable	e bit	W = Writable	bit	U = Unimpler	nented bit, rea	d as '0'			
-n = Value at	POR	'1' = Bit is set	t	'0' = Bit is cle	ared	x = Bit is unki	nown		
bit 7		RTA/PORTB P	•						
		on PORTA/PO							
	0 = Pull-ups	on PORTA/PO	RTB are disab	led by individuation	al WPUAx con	trol bits			
bit 6	INTEDG: Inte	errupt Edge Se	lect bit						
	1 = Interrupt	on rising edge	of INT pin						
	0 = Interrupt	on falling edge	of INT pin						
bit 5	TOCS: TMRO	OCS: TMR0 Clock Source Select bit							
	1 = Transition on T0CKI pin								
		nstruction cycle		4)					
bit 4	TOSE: TMRC	SE: TMR0 Source Edge Select bit							
	1 = Increment on high-to-low transition on TOCKI pin								
		nt on low-to-hig							
bit 3		ller Assignment		·					
Site		r is assigned to							
		r is assigned to		odule					
bit 2-0		escaler Rate Se		louulo					
DII 2-0									
	BIT	VALUE TMR0 R	ATE WDT RA	TE					
		000 1:2	1:1						
		001 1:4	1:2						
		010 1:8	1:4						
		011 1:10 100 1:32							
		100 1:32 101 1:64							
		110 1:12							
		110 1:12 111 1:25							

REGISTER 5-1: OPTION_REG: OPTION REGISTER

Note 1: A dedicated 16-bit WDT postscaler is available. See **Section 14.5 "Watchdog Timer (WDT)**" for more information.

TABLE 5-1: SUMMARY OF REGISTERS ASSOCIATED WITH TIMER0

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Valu POR,		Valu all o Res	
INTCON	GIE	PEIE	TOIE	INTE	RABIE	TOIF	INTF	RABIF	0000	0000	0000	0000
OPTION_REG	RABPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	1111	1111	1111	1111
TMR0	Timer0 N	Fimer0 Module Register xxxx						xxxx	uuuu	uuuu		
TRISA	_	_	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	11	1111	11	1111

Legend: -= Unimplemented locations, read as '0', u = unchanged, x = unknown. Shaded cells are not used by the Timer0 module.

6.0 TIMER1 MODULE WITH GATE CONTROL

The Timer1 module is a 16-bit timer/counter with the following features:

- 16-bit timer/counter register pair (TMR1H:TMR1L)
- Programmable internal or external clock source
- 3-bit prescaler
- Optional LP oscillator
- Synchronous or asynchronous operation
- Timer1 gate (count enable) via comparator or $$\overline{\text{T1G}}$ pin$
- Interrupt on overflow
- Wake-up on overflow (external clock, Asynchronous mode only)
- Time base for the Capture/Compare function (PIC16F685/PIC16F690 only)
- Special Event Trigger (with ECCP) (PIC16F685/PIC16F690 only)
- Comparator output synchronization to Timer1
 clock

Figure 6-1 is a block diagram of the Timer1 module.

6.1 Timer1 Operation


The Timer1 module is a 16-bit incrementing counter which is accessed through the TMR1H:TMR1L register pair. Writes to TMR1H or TMR1L directly update the counter.

When used with an internal clock source, the module is a timer. When used with an external clock source, the module can be used as either a timer or counter.

6.2 Clock Source Selection

The TMR1CS bit of the T1CON register is used to select the clock source. When TMR1CS = 0, the clock source is FOSC/4. When TMR1CS = 1, the clock source is supplied externally.

Clock Source	T10SCEN	FOSC Mode	TMR1CS
Fosc/4	х	xxx	0
T1CKI pin	0	xxx	1
T1LPOSC	1	LP or INTOSCIO	1



6.2.1 INTERNAL CLOCK SOURCE

When the internal clock source is selected the TMR1H:TMR1L register pair will increment on multiples of Fosc as determined by the Timer1 prescaler.

6.2.2 EXTERNAL CLOCK SOURCE

When the external clock source is selected, the Timer1 module may work as a timer or a counter.

When counting, Timer1 is incremented on the rising edge of the external clock input T1CKI. In addition, the Counter mode clock can be synchronized to the microcontroller system clock or run asynchronously.

If an external clock oscillator is needed (and the microcontroller is using the INTOSC without CLKOUT), Timer1 can use the LP oscillator as a clock source.

Note 1:	In Counter mode, a falling edge must be registered by the counter prior to the first incrementing rising edge after any one or more of the following conditions:
	•Timer1 enabled after POR reset •Write to TMR1H or TMR1L
	•Timer1 is disabled
	•Timer1 is disabled (TMR1ON 0) when T1CKI is high then Timer1 is enabled (TMR1ON=1) when T1CKI is low.
2:	See Figure 6-2

6.3 Timer1 Prescaler

Timer1 has four prescaler options allowing 1, 2, 4 or 8 divisions of the clock input. The T1CKPS bits of the T1CON register control the prescale counter. The prescale counter is not directly readable or writable; however, the prescaler counter is cleared upon a write to TMR1H or TMR1L.

6.4 Timer1 Oscillator

A low-power 32.768 kHz crystal oscillator is built-in between pins OSC1 (input) and OSC2 (amplifier output). The oscillator is enabled by setting the T1OSCEN control bit of the T1CON register. The oscillator will continue to run during Sleep.

The Timer1 oscillator is shared with the system LP oscillator. Thus, Timer1 can use this mode only when the primary system clock is derived from the internal oscillator or when the oscillator is in the LP mode. The user must provide a software time delay to ensure proper oscillator start-up.

TRISA5 and TRISA4 bits are set when the Timer1 oscillator is enabled. RA5 and RA4 bits read as '0' and TRISA5 and TRISA4 bits read as '1'.

Note:	The oscillator requires a start-up and
	stabilization time before use. Thus,
	T1OSCEN should be set and a suitable
	delay observed prior to enabling Timer1.

6.5 Timer1 Operation in Asynchronous Counter Mode

If control bit T1SYNC of the T1CON register is set, the external clock input is not synchronized. The timer increments asynchronously to the internal phase clocks. If external clock source is selected then the timer will continue to run during Sleep and can generate an interrupt on overflow, which will wake-up the processor. However, special precautions in software are needed to read/write the timer (see Section 6.5.1 "Reading and Writing Timer1 in Asynchronous Counter Mode").

Note: When switching from synchronous to asynchronous operation, it is possible to skip an increment. When switching from asynchronous to synchronous operation, it is possible to produce an additional increment.

6.5.1 READING AND WRITING TIMER1 IN ASYNCHRONOUS COUNTER MODE

Reading TMR1H or TMR1L while the timer is running from an external asynchronous clock will ensure a valid read (taken care of in hardware). However, the user should keep in mind that reading the 16-bit timer in two 8-bit values itself, poses certain problems, since the timer may overflow between the reads.

For writes, it is recommended that the user simply stop the timer and write the desired values. A write contention may occur by writing to the timer registers, while the register is incrementing. This may produce an unpredictable value in the TMR1H:TMR1L register pair.

6.6 Timer1 Gate

The Timer1 gate (when enabled) allows Timer1 to count when Timer1 gate is active. Timer1 gate source is software configurable to be the T1G pin or the output of Comparator C2. This allows the device to directly time external events using T1G or analog events using Comparator C2. See the CM2CON1 register (Register 8-3) for selecting the Timer1 gate source. This feature can simplify the software for a Delta-Sigma A/D converter and many other applications. Note: TMR1GE bit of the T1CON register must be set to use either T1G or C2OUT as the Timer1 gate source. See the CM2CON1 register (Register 8-3) for more information on selecting the Timer1 gate source.

Timer1 gate can be inverted using the T1GINV bit of the T1CON register, whether it originates from the T1G pin or Comparator C2 output. This configures Timer1 to measure either the active-high or active-low time between events.

6.7 Timer1 Interrupt

The Timer1 register pair (TMR1H:TMR1L) increments to FFFFh and rolls over to 0000h. When Timer1 rolls over, the Timer1 interrupt flag bit of the PIR1 register is set. To enable the interrupt on rollover, you must set these bits:

- TMR10N bit of the T1CON register
- TMR1IE bit of the PIE1 register
- PEIE bit of the INTCON register
- GIE bit of the INTCON register

The interrupt is cleared by clearing the TMR1IF bit in the Interrupt Service Routine.

Note: The TMR1H:TTMR1L register pair and the TMR1IF bit should be cleared before enabling interrupts.

6.8 Timer1 Operation During Sleep

Timer1 can only operate during Sleep when setup in Asynchronous Counter mode. In this mode, an external crystal or clock source can be used to increment the counter. To set up the timer to wake the device:

- TMR1ON bit of the T1CON register must be set
- TMR1IE bit of the PIE1 register must be set
- PEIE bit of the INTCON register must be set
- T1SYNC bit of the T1CON register must be set
- TMR1CS bit of the T1CON register must be set
- T1OSCEN bit of the T1CON register (can be set)

The device will wake-up on an overflow and execute the next instructions. If the GIE bit of the INTCON register is set, the device will call the Interrupt Service Routine (0004h).

6.9 ECCP Capture/Compare Time Base

The ECCP module uses the TMR1H:TMR1L register pair as the time base when operating in Capture or Compare mode.

In Capture mode, the value in the TMR1H:TMR1L register pair is copied into the CCPR1H:CCPR1L register pair on a configured event.

In Compare mode, an event is triggered when the value CCPR1H:CCPR1L register pair matches the value in the TMR1H:TMR1L register pair. This event can be a Special Event Trigger.

For more information, see Section 11.0 "Enhanced Capture/Compare/PWM Module".

6.10 ECCP Special Event Trigger

When the ECCP is configured to trigger a special event, the trigger will clear the TMR1H:TMR1L register pair. This special event does not cause a Timer1 interrupt. The ECCP module may still be configured to generate a ECCP interrupt.

In this mode of operation, the CCPR1H:CCPR1L register pair becomes the period register for Timer1.

Timer1 should be synchronized to the FOSC to utilize the Special Event Trigger. Asynchronous operation of Timer1 can cause a Special Event Trigger to be missed.

In the event that a write to TMR1H or TMR1L coincides with a Special Event Trigger from the ECCP, the write will take precedence.


For more information, see **Section 11.2.4** "**Special Event Trigger**".

6.11 Comparator Synchronization

The same clock used to increment Timer1 can also be used to synchronize the comparator output. This feature is enabled in the Comparator module.

When using the comparator for Timer1 gate, the comparator output should be synchronized to Timer1. This ensures Timer1 does not miss an increment if the comparator changes.

For more information, see Section 8.8.2 "Synchronizing Comparator C2 output to Timer1".



6.12 Timer1 Control Register

The Timer1 Control register (T1CON), shown in Register 6-1, is used to control Timer1 and select the various features of the Timer1 module.

REGISTER 6-1: T1CON: TIMER 1 CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
T1GINV ⁽¹⁾) TMR1GE ⁽²⁾	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	
bit 7							bit 0	
Legend:								
R = Readab		W = Writable		U = Unimplen				
-n = Value a	IT POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unki	nown	
bit 7	T1GINV: Time	er1 Gate Invert	bit(1)					
				ints when Timer	1 gate signal	is high)		
				nts when gate is		0 /		
bit 6	TMR1GE: Tin	ner1 Gate Ena	ble bit ⁽²⁾					
	If TMR1ON =							
	This bit is igno							
	<u>If TMR1ON =</u> 1 = Timer1 co		olled by the Ti	mer1 Gate fund	tion			
		always countir						
bit 5-4	T1CKPS<1:0	>: Timer1 Inpu	t Clock Presca	ale Select bits				
	11 = 1:8 Pres	cale Value						
	10 = 1:4 Pres							
	01 = 1:2 Pres 00 = 1:1 Pres							
bit 3		P Oscillator En	able Control b	it				
	If INTOSC wit	thout CLKOUT	oscillator is a	<u>ctive:</u>				
		tor is enabled	for Timer1 cloc	ck				
	0 = LP oscilla <u>Else:</u>	tor is off						
	This bit is igno	ored						
bit 2	0		lock Input Syr	hchronization Co	ontrol bit			
	<u>TMR1CS = 1</u> :							
		nchronize exte		ıt				
		ize external clo	ock input					
	<u>TMR1CS = 0:</u> This bit is igne	ored. Timer1 u	ses the interna	al clock				
bit 1	0	ner1 Clock Sou						
	1 = External o	clock from T1C	KI pin (on the	rising edge)				
	0 = Internal cl							
bit 0	TMR1ON: Timer1 On bit							
	1 = Enables T							
	0 = Stops Tim	ner1						
	1GINV bit inverts	-						
	MR1GE bit must			or C2OUT, as s	elected by the	T1GSS bit of the	ne CM2CON1	
r	egister, as a Time	eri gate source						

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
CM2CON1	MC10UT	MC2OUT	—	—	—	—	T1GSS	C2SYNC	10	10
INTCON	GIE	PEIE	T0IE	INTE	RABIE	T0IF	INTF	RABIF	0000 0000	0000 0000
PIE1	—	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	-000 0000	-000 0000
PIR1	—	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	-000 0000	-000 0000
TMR1H	Holding Reg	gister for the	Most Signific	ant Byte of th	he 16-bit TMI	R1 Register		•	xxxx xxxx	uuuu uuuu
TMR1L	Holding Register for the Least Significant Byte of the 16-bit TMR1 Register xxxx xxxx							xxxx xxxx	uuuu uuuu	
T1CON	T1GINV	TMR1GE	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	0000 0000	uuuu uuuu

TABLE 6-1: SUMMARY OF REGISTERS ASSOCIATED WITH TIMER1

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the Timer1 module.

7.0 TIMER2 MODULE

The Timer2 module is an 8-bit timer with the following features:

- 8-bit timer register (TMR2)
- 8-bit period register (PR2)
- Interrupt on TMR2 match with PR2
- Software programmable prescaler (1:1, 1:4, 1:16)
- Software programmable postscaler (1:1 to 1:16)

See Figure 7-1 for a block diagram of Timer2.

7.1 Timer2 Operation

The clock input to the Timer2 module is the system instruction clock (Fosc/4). The clock is fed into the Timer2 prescaler, which has prescale options of 1:1, 1:4 or 1:16. The output of the prescaler is then used to increment the TMR2 register.

The values of TMR2 and PR2 are constantly compared to determine when they match. TMR2 will increment from 00h until it matches the value in PR2. When a match occurs, two things happen:

- TMR2 is reset to 00h on the next increment cycle.
- The Timer2 postscaler is incremented


The match output of the Timer2/PR2 comparator is fed into the Timer2 postscaler. The postscaler has postscale options of 1:1 to 1:16 inclusive. The output of the Timer2 postscaler is used to set the TMR2IF interrupt flag bit in the PIR1 register. The TMR2 and PR2 registers are both fully readable and writable. On any Reset, the TMR2 register is set to 00h and the PR2 register is set to FFh.

Timer2 is turned on by setting the TMR2ON bit in the T2CON register to a '1'. Timer2 is turned off by clearing the TMR2ON bit to a '0'.

The Timer2 prescaler is controlled by the T2CKPS bits in the T2CON register. The Timer2 postscaler is controlled by the TOUTPS bits in the T2CON register. The prescaler and postscaler counters are cleared when:

- A write to TMR2 occurs.
- A write to T2CON occurs.
- Any device Reset occurs (Power-on Reset, MCLR Reset, Watchdog Timer Reset or Brown-out Reset).

Note: TMR2 is not cleared when T2CON is written.



U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
—	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0			
oit 7							bit			
egend:										
R = Readable	e bit	W = Writable	oit	U = Unimplen		id as '0'				
n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown			
oit 7	Unimplemen	ted: Read as '	ז'							
oit 6-3	-	>: Timer2 Outp		Select hits						
	0000 =1:1 Pc	•								
	0000 =1:1 PC									
	0010 =1:2 PC									
	0010 =1:0 Pc									
		0100 =1:5 Postscaler								
		1 =1:6 Postscaler								
	0110 =1:7 Pc	ostscaler								
	0111 =1:8 Pc	ostscaler								
	1000 =1:9 Pc	ostscaler								
	1001 =1:10 F									
	1010 =1:11 P									
	1011 =1:12 F									
	1100 =1:13 F									
	1101 =1:14 F									
	1110 =1:15 P 1111 =1:16 P									
oit 2	TMR2ON: Tir									
	1 = Timer2 is	son								
	0 = Timer2 is	off								
oit 1-0	T2CKPS<1:0	>: Timer2 Cloc	k Prescale Sel	lect bits						
	00 =Prescale	ris 1								
	01 =Prescale	r is 4								
	1x =Prescale	r is 16								
lote 1: PI	IC16F685/PIC16	E600 only								

T2CON: TIMER 2 CONTROL REGISTER⁽¹⁾ **REGISTER 7-1:**

TABLE 7-1: SUMMARY OF ASSOCIATED TIMER2⁽¹⁾ REGISTERS

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
INTCON	GIE	PEIE	TOIE	INTE	RABIE	T0IF	INTF	RABIF	0000 000x	0000 000x
PIE1	_	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	-000 0000	-000 0000
PIR1	_	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	-000 0000	-000 0000
PR2	Timer2 M	lodule Period	Register						1111 1111	1111 1111
TMR2	Holding F	Holding Register for the 8-bit TMR2 Register							0000 0000	0000 0000
T2CON	—	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	-000 0000
Lanandi			als are see al					(T 0		

 Legend:
 x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used for Timer2 module.

 Note
 1:
 PIC16F685/PIC16F690 only.

8.0 COMPARATOR MODULE


Comparators are used to interface analog circuits to a digital circuit by comparing two analog voltages and providing a digital indication of their relative magnitudes. The comparators are very useful mixed signal building blocks because they provide analog functionality independent of program execution. The Analog Comparator module includes the following features:


- Independent comparator control
- Programmable input selection
- Comparator output is available internally/externally
- Programmable output polarity
- Interrupt-on-change
- Wake-up from Sleep
- PWM shutdown
- Timer1 gate (count enable)
- Output synchronization to Timer1 clock input
- SR Latch
- Programmable and Fixed Voltage Reference

Note: Only Comparator C2 can be linked to Timer1.

8.1 Comparator Overview


A single comparator is shown in Figure 8-1 along with the relationship between the analog input levels and the digital output. When the analog voltage at VIN+ is less than the analog voltage at VIN-, the output of the comparator is a digital low level. When the analog voltage at VIN+ is greater than the analog voltage at VIN-, the output of the comparator is a digital high level.











8.2 Comparator Control

Each comparator has a separate control and Configuration register: CM1CON0 for Comparator C1 and CM2CON0 for Comparator C2. In addition, Comparator C2 has a second control register, CM2CON1, for controlling the interaction with Timer1 and simultaneous reading of both comparator outputs.

The CM1CON0 and CM2CON0 registers (see Registers 8-1 and 8-2, respectively) contain the control and Status bits for the following:

- Enable
- Input selection
- Reference selection
- Output selection
- Output polarity

8.2.1 COMPARATOR ENABLE

Setting the CxON bit of the CMxCON0 register enables the comparator for operation. Clearing the CxON bit disables the comparator resulting in minimum current consumption.

8.2.2 COMPARATOR INPUT SELECTION

The CxCH<1:0> bits of the CMxCON0 register direct one of four analog input pins to the comparator inverting input.

Note:	To us	e CxIN+ an	d C12INx- p	ins as ai	nalog
	inpute	s, the appro	priate bits n	nust be a	set in
	the	ANSEL	register	and	the
	corres	sponding T	RIS bits mus	st also b	e set
	to dis	able the ou	tput drivers.		

8.2.3 COMPARATOR REFERENCE SELECTION

Setting the CxR bit of the CMxCON0 register directs an internal voltage reference or an analog input pin to the non-inverting input of the comparator. See Section 8.9 "Comparator SR Latch" for more information on the Internal Voltage Reference module.

8.2.4 COMPARATOR OUTPUT SELECTION

The output of the comparator can be monitored by reading either the CxOUT bit of the CMxCON0 register or the MCxOUT bit of the CM2CON1 register. In order to make the output available for an external connection, the following conditions must be true:

- CxOE bit of the CMxCON0 register must be set
- · Corresponding TRIS bit must be cleared
- CxON bit of the CMxCON0 register must be set
 - Note 1: The CxOE bit overrides the PORT data latch. Setting the CxON has no impact on the port override.
 - 2: The internal output of the comparator is latched with each instruction cycle. Unless otherwise specified, external outputs are not latched.

8.2.5 COMPARATOR OUTPUT POLARITY

Inverting the output of the comparator is functionally equivalent to swapping the comparator inputs. The polarity of the comparator output can be inverted by setting the CxPOL bit of the CMxCON0 register. Clearing the CxPOL bit results in a non-inverted output.

 Table 8-1
 shows
 the
 output
 state
 versus
 input

 conditions, including polarity control.

TABLE 8-1:	COMPARATOR OUTPUT
	STATE VS. INPUT CONDITIONS

Input Condition	CxPOL	CxOUT
CxVIN - > CxVIN +	0	0
CxVIN- < CxVIN+	0	1
CxVIN - > CxVIN +	1	1
CxVIN- < CxVIN+	1	0

8.3 Comparator Response Time

The comparator output is indeterminate for a period of time after the change of an input source or the selection of a new reference voltage. This period is referred to as the response time. The response time of the comparator differs from the settling time of the voltage reference. Therefore, both of these times must be considered when determining the total response time to a comparator input change. See the Comparator and Voltage Reference Specifications in Section 17.0 "Electrical Specifications" for more details.

8.4 Comparator Interrupt Operation

The comparator interrupt flag can be set whenever there is a change in the output value of the comparator. Changes are recognized by means of a mismatch circuit which consists of two latches and an exclusiveor gate (see Figure 8-2 and Figure 8-3). One latch is updated with the comparator output level when the CMxCON0 register is read. This latch retains the value until the next read of the CMxCON0 register or the occurrence of a Reset. The other latch of the mismatch circuit is updated on every Q1 system clock. A mismatch condition will occur when a comparator output change is clocked through the second latch on the Q1 clock cycle. At this point the two mismatch latches have opposite output levels which is detected by the exclusive-or gate and fed to the interrupt circuitry. The mismatch condition persists until either the CMxCON0 register is read or the comparator output returns to the previous state.

- **Note 1:** A write operation to the CMxCON0 register will also clear the mismatch condition because all writes include a read operation at the beginning of the write cycle.
 - **2:** Comparator interrupts will operate correctly regardless of the state of CxOE.

The comparator interrupt is set by the mismatch edge and not the mismatch level. This means that the interrupt flag can be reset without the additional step of reading or writing the CMxCON0 register to clear the mismatch registers. When the mismatch registers are cleared, an interrupt will occur upon the comparator's return to the previous state, otherwise no interrupt will be generated.

Software will need to maintain information about the status of the comparator output, as read from the CMxCON0 register, or CM2CON1 register, to determine the actual change that has occurred.


The CxIF bit of the PIR1 register is the comparator interrupt flag. This bit must be reset in software by clearing it to '0'. Since it is also possible to write a '1' to this register, an interrupt can be generated.

The CxIE bit of the PIE1 register and the PEIE and GIE bits of the INTCON register must all be set to enable comparator interrupts. If any of these bits are cleared, the interrupt is not enabled, although the CxIF bit of the PIR1 register will still be set if an interrupt condition occurs.

FIGURE 8-4: COMPARATOR INTERRUPT TIMING W/O CMxCON0 READ

FIGURE 8-5:

COMPARATOR INTERRUPT TIMING WITH CMxCON0 READ



Note 1: If a change in the CMxCON0 register (CxOUT) should occur when a read operation is being executed (start of the Q2 cycle), then the CxIF of the PIR1 register interrupt flag may not get set.

2: When either comparator is first enabled, bias circuitry in the Comparator module may cause an invalid output from the comparator until the bias circuitry is stable. Allow about 1 μs for bias settling then clear the mismatch condition and interrupt flags before enabling comparator interrupts.

8.5 Operation During Sleep

The comparator, if enabled before entering Sleep mode, remains active during Sleep. The additional current consumed by the comparator is shown separately in the **Section 17.0** "**Electrical Specifications**". If the comparator is not used to wake the device, power consumption can be minimized while in Sleep mode by turning off the comparator. Each comparator is turned off by clearing the CxON bit of the CMxCON0 register.

A change to the comparator output can wake-up the device from Sleep. To enable the comparator to wake the device from Sleep, the CxIE bit of the PIE1 register and the PEIE bit of the INTCON register must be set. The instruction following the Sleep instruction always executes following a wake from Sleep. If the GIE bit of the INTCON register is also set, the device will then execute the Interrupt Service Routine.

8.6 Effects of a Reset

A device Reset forces the CMxCON0 and CM2CON1 registers to their Reset states. This forces both comparators and the voltage references to their OFF states.

R/W-0	R-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0				
C10N	C1OUT	C1OE	C1POL		C1R	C1CH1	C1CH0				
bit 7	·	·			·		bit				
Legend:											
R = Readal	hle hit	W = Writable	bit	LI = Unimple	mented bit, rea	ad as 'O'					
-n = Value a		'1' = Bit is se		'0' = Bit is cle		x = Bit is unk	nown				
bit 7	C1ON: Con	nparator C1 Ena	ble bit								
		rator C1 is enab									
h:+ C	•	rator C1 is disab									
bit 6		mparator C1 Ou	•								
		1 (inverted pola									
		C1OUT = 0 when $C1VIN+ > C1VIN-C1OUT = 1$ when $C1VIN+ < C1VIN-$									
		f C1POL = 0 (non-inverted polarity):									
		when C1VIN+ >									
		when C1VIN+ <									
bit 5	C1OE: Com	nparator C1 Out	put Enable bit								
	1 = C1OUT	is present on th	e C1OUT pin ⁽	1)							
	0 = C1OUT	is internal only									
bit 4	C1POL: Co	mparator C1 Ou	utput Polarity S	Select bit							
	1 = C1OUT logic is inverted										
	0 = C1OUT	logic is not inve	erted								
bit 3	Unimpleme	ented: Read as	'0'								
bit 2	C1R: Comp	arator C1 Refer	ence Select bi	it (non-inverting	g input)						
	1 = C1VIN+	connects to C1	VREF output								
	0 = C1VIN+	connects to C1	IN+ pin								
bit 1-0	C1CH<1:0>	Comparator C	1 Channel Se	lect bit							
	00 = C1VIN	- of C1 connects	s to C12IN0- p	in							
		- of C1 connects									
		 of C1 connects 									
	11 = C1VIN	- of C1 connects	s to C12IN3- p	in							
Note 1:	Comparator outp	out requires the	following three	e conditions: C1	10E = 1. C10N	N = 1 and corres	spondina				
			5		,						

REGISTER 8-1: CM1CON0: COMPARATOR C1 CONTROL REGISTER 0

Note 1: Comparator output requires the following three conditions: C1OE = 1, C1ON = 1 and corresponding PORT TRIS bit = 0.

R/W-0	R-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0
C2ON	C2OUT	C2OE	C2POL	—	C2R	C2CH1	C2CH0
bit 7							bit 0
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimple	emented bit, rea	ad as '0'	
-n = Value at	POR	'1' = Bit is set	t	'0' = Bit is cl	eared	x = Bit is unk	nown
bit 7	C2ON: Com	parator C2 Ena	ble bit				
	1 = Compara	ator C2 is enabl ator C2 is disab	ed				
bit 6	C2OUT: Com	nparator C2 Ou	tput bit				
	C2OUT = 0 v C2OUT = 1 v <u>If C2POL = 0</u> C2OUT = 1 v	<u>_ (inverted pola</u> when C2VIN+ > when C2VIN+ < (non-inverted when C2VIN+ > when C2VIN+ <	C2VIN- C2VIN- polarity): C2VIN-				
bit 5	C2OE: Comp	parator C2 Out	out Enable bit				
		s present on C s internal only	20UT pin ⁽¹⁾				
bit 4	C1POL: Con	nparator C1 Ou	tput Polarity S	elect bit			
		ogic is inverted ogic is not inve					
bit 3	Unimplemer	nted: Read as '	0'				
bit 2	C2R: Compa	arator C2 Refer	ence Select bi	ts (non-invertii	ng input)		
		connects to C2 connects to C2					
bit 1-0	C2CH<1:0>:	Comparator C	2 Channel Sel	ect bits			
	01 = C2VIN- 10 = C2VIN-	of C2 connects of C2 connects of C2 connects of C2 connects	to C12IN1- pi to C12IN2- pi	n n			
	TT = CZVIN	ut requires the f			20E = 1, C20I	N = 1 and corres	sponding

REGISTER 8-2: CM2CON0: COMPARATOR C2 CONTROL REGISTER 0

PORT TRIS bit = 0.

8.7 Analog Input Connection Considerations

A simplified circuit for an analog input is shown in Figure 8-6. Since the analog input pins share their connection with a digital input, they have reverse biased ESD protection diodes to VDD and VSS. The analog input, therefore, must be between VSS and VDD. If the input voltage deviates from this range by more than 0.6V in either direction, one of the diodes is forward biased and a latch-up may occur.

A maximum source impedance of $10 \text{ k}\Omega$ is recommended for the analog sources. Also, any external component connected to an analog input pin, such as a capacitor or a Zener diode, should have very little leakage current to minimize inaccuracies introduced.

- Note 1: When reading a PORT register, all pins configured as analog inputs will read as a '0'. Pins configured as digital inputs will convert as an analog input, according to the input specification.
 - 2: Analog levels on any pin defined as a digital input, may cause the input buffer to consume more current than is specified.




FIGURE 8-6: ANALOG INPUT MODEL

8.8 Additional Comparator Features

There are three additional comparator features:

- Timer1 count enable (gate)
- Synchronizing output with Timer1
- Simultaneous read of comparator outputs

8.8.1 COMPARATOR C2 GATING TIMER1

This feature can be used to time the duration or interval of analog events. Clearing the T1GSS bit of the CM2CON1 register will enable Timer1 to increment based on the output of Comparator C2. This requires that Timer1 is on and gating is enabled. See **Section 6.0 "Timer1 Module with Gate Control"** for details.

It is recommended to synchronize the comparator with Timer1 by setting the C2SYNC bit when the comparator is used as the Timer1 gate source. This ensures Timer1 does not miss an increment if the comparator changes during an increment.

8.8.2 SYNCHRONIZING COMPARATOR C2 OUTPUT TO TIMER1

The Comparator C2 output can be synchronized with Timer1 by setting the C2SYNC bit of the CM2CON1 register. When enabled, the C2 output is latched on the falling edge of the Timer1 clock source. If a prescaler is used with Timer1, the comparator output is latched after the prescaling function. To prevent a race condition, the comparator output is latched on the falling edge of the Timer1 clock source and Timer1 increments on the rising edge of its clock source. See the Comparator Block Diagram (Figure 8-3) and the Timer1 Block Diagram (Figure 6-1) for more information.

8.8.3 SIMULTANEOUS COMPARATOR OUTPUT READ

The MC1OUT and MC2OUT bits of the CM2CON1 register are mirror copies of both comparator outputs. The ability to read both outputs simultaneously from a single register eliminates the timing skew of reading separate registers.

Note 1: Obtaining the status of C1OUT or C2OUT by reading CM2CON1 does not affect the comparator interrupt mismatch registers.

REGISTER 8-3: CM2CON1: COMPARATOR C2 CONTROL REGISTER 1

R-0	R-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0
MC1OUT	MC2OUT	—	—	—		T1GSS	C2SYNC
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bi	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	MC1OUT: Mirror Copy of C1OUT bit
bit 6	MC2OUT: Mirror Copy of C2OUT bit
bit 5-2	Unimplemented: Read as '0'
bit 1	T1GSS: Timer1 Gate Source Select bit ⁽¹⁾
	1 = Timer1 gate source is $\overline{T1G}$
	0 = Timer1 gate source is SYNCC2OUT.

- bit 0 C2SYNC: Comparator C2 Output Synchronization bit⁽²⁾
 - 1 = Output is synchronous to falling edge of Timer1 clock
 - 0 = Output is asynchronous

Note 1: Refer to Section 6.6 "Timer1 Gate".

2: Refer to Figure 8-3.

8.9 Comparator SR Latch

The SR Latch module provides additional control of the comparator outputs. The module consists of a single SR latch and output multiplexers. The SR latch can be set, reset or toggled by the comparator outputs. The SR latch may also be set or reset, independent of comparator output, by control bits in the SRCON control register. The SR latch output multiplexers select whether the latch outputs or the comparator outputs are directed to the I/O port logic for eventual output to a pin.

8.9.1 LATCH OPERATION

The latch is a Set-Reset latch that does not depend on a clock source. Each of the Set and Reset inputs are active-high. Each latch input is connected to a comparator output and a software controlled pulse generator. The latch can be set by C1OUT or the PULSS bit of the SRCON register. The latch can be reset by C2OUT or the PULSR bit of the SRCON register. The latch is reset-dominant, therefore, if both Set and Reset inputs are high, the latch will go to the Reset state. Both the PULSS and PULSR bits are self resetting which means that a single write to either of the bits is all that is necessary to complete a latch set or reset operation.

8.9.2 LATCH OUTPUT


The SR<1:0> bits of the SRCON register control the latch output multiplexers and determine four possible output configurations. In these four configurations, the CxOUT I/O port logic is connected to:

- C1OUT and C2OUT
- C1OUT and SR latch Q
- · C2OUT and SR latch Q
- SR latch Q and \overline{Q}

After any Reset, the default output configuration is the unlatched C1OUT and C2OUT mode. This maintains compatibility with devices that do not have the SR latch feature.

The applicable TRIS bits of the corresponding ports must be cleared to enable the port pin output drivers. Additionally, the CxOE comparator output enable bits of the CMxCON0 registers must be set in order to make the comparator or latch outputs available on the output pins. The latch configuration enable states are completely independent of the enable states for the comparators.





R/W-0	R/W-0	R/W-0	R/W-0	R/S-0	R/S-0	U-0	U-0
SR1 ⁽²⁾	SR0 ⁽²⁾	C1SEN	C2REN	PULSS	PULSR		_
bit 7							bit
Legend: S	= Bit is set only	,					
R = Readable	e bit	W = Writable	bit	U = Unimplei	mented bit, rea	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unki	nown
bit 7	1 = C2OUT	ch Configuratio pin is the latch pin is the C2 co	Q output	out			
bit 6	1 = C1OUT	ch Configuratio pin is the latch pin is the Comp	Q output	out			
bit 5	1 = C1 com	Set Enable bit parator output s parator output h		n SR latch			
bit 4	1 = C2 com	Reset Enable b parator output re parator output h	esets SR latch				
bit 3	PULSS: Puls 1 = Triggers	se the SET Inpu pulse generato t trigger pulse g	it of the SR La or to set SR lat	tch bit	diately reset by	/ hardware.	
bit 2	PULSR: Pulse the Reset Input of the SR Latch bit 1 = Triggers pulse generator to reset SR latch. Bit is immediately reset by hardware. 0 = Does not trigger pulse generator						
bit 1-0	Unimpleme	nted: Read as '	0'				
th	ne CxOUT bit in e pin), regardles	ss of the SR late	h operation.	-			
O. T.		1 - 4 - lo	h			and the state of the second state of the secon	

REGISTER 8-4: SRCON: SR LATCH CONTROL REGISTER

2: To enable an SR latch output to the pin, the appropriate CxOE and TRIS bits must be properly configured.

8.10 Comparator Voltage Reference

The comparator voltage reference module provides an internally generated voltage reference for the comparators. The following features are available:

- Independent from Comparator operation
- Two 16-level voltage ranges
- Output clamped to Vss
- Ratiometric with VDD
- Fixed Reference (0.6)

The VRCON register (Register 8-5) controls the Voltage Reference module shown in Figure 8-8.

8.10.1 INDEPENDENT OPERATION

The comparator voltage reference is independent of the comparator configuration. Setting the VREN bit of the VRCON register will enable the voltage reference.

8.10.2 OUTPUT VOLTAGE SELECTION

The CVREF voltage reference has two ranges with 16 voltage levels in each range. Range selection is controlled by the VRR bit of the VRCON register. The 16 levels are set with the VR<3:0> bits of the VRCON register.

The CVREF output voltage is determined by the following equations:

EQUATION 8-1: CVREF OUTPUT VOLTAGE

 $V_{RR} = 1 (low range):$ $CV_{REF} = (VR < 3:0 > /24) \times V_{DD}$ $V_{RR} = 0 (high range):$ $CV_{REF} = (VDD/4) + (VR < 3:0 > \times VDD/32)$

The full range of Vss to VDD cannot be realized due to the construction of the module. See Figure 8-8.

8.10.3 OUTPUT CLAMPED TO Vss

The CVREF output voltage can be set to Vss with no power consumption by clearing the VP6EN bit of the VRCON register.

This allows the comparator to detect a zero-crossing while not consuming additional CVREF module current.

8.10.4 OUTPUT RATIOMETRIC TO VDD

The comparator voltage reference is VDD derived and therefore, the CVREF output changes with fluctuations in VDD. The tested absolute accuracy of the Comparator Voltage Reference can be found in Section 17.0 "Electrical Specifications".

8.10.5 FIXED VOLTAGE REFERENCE

The Fixed Voltage Reference is independent of VDD, with a nominal output voltage of 0.6V. This reference can be enabled by setting the VP6EN bit of the VRCON register to '1'. This reference is always enabled when the HFINTOSC oscillator is active.

8.10.6 FIXED VOLTAGE REFERENCE STABILIZATION PERIOD

When the Fixed Voltage Reference module is enabled, it will require some time for the reference and its amplifier circuits to stabilize. The user program must include a small delay routine to allow the module to settle. See the electrical specifications section for the minimum delay requirement.

8.10.7 VOLTAGE REFERENCE SELECTION

Multiplexers on the output of the Voltage Reference module enable selection of either the CVREF or Fixed Voltage Reference for use by the comparators.

Setting the C1VREN bit of the VRCON register enables current to flow in the CVREF voltage divider and selects the CVREF voltage for use by C1. Clearing the C1VREN bit selects the fixed voltage for use by C1.

Setting the C2VREN bit of the VRCON register enables current to flow in the CVREF voltage divider and selects the CVREF voltage for use by C2. Clearing the C2VREN bit selects the fixed voltage for use by C2.

When both the C1VREN and C2VREN bits are cleared, current flow in the CVREF voltage divider is disabled minimizing the power drain of the voltage reference peripheral.




FIGURE 8-8: COMPARATOR VOLTAGE REFERENCE BLOCK DIAGRAM

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
C1VREN	C2VREN	VRR	VP6EN	VR3	VR2	VR1	VR0
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 7	C1VREN: Co	mparator 1 Vol	tage Reference	e Enable bit			
					t of Comparato		
				•	Comparator C	1	
bit 6	C2VREN: Co	mparator 2 Vol	tage Reference	e Enable bit			
		•		•	t of Comparato		
				2VREF input of	Comparator C	2	
bit 5	VRR: CVREF	Range Selection	on bit				
	1 = Low range						
	0 = High rang						
bit 4	VP6EN: 0.6V	Reference En	able bit				
	1 = Enabled						
	0 = Disabled						`
bit 3-0	VR<3:0>: Comparator Voltage Reference CVREF Value Selection bits ($0 \le VR<3:0> \le 15$)						
	<u>When VRR = 1</u> : CVREF = (VR<3:0>/24) * VDD <u>When VRR = 0</u> : CVREF = VDD/4 + (VR<3:0>/32) * VDD						
	<u>vvnen VRR =</u>	0: CVREF = VC	00/4 + (VR < 3:0)	>/32) " VDD			

REGISTER 8-5: VRCON: VOLTAGE REFERENCE CONTROL REGISTER

TABLE 8-2:SUMMARY OF REGISTERS ASSOCIATED WITH THE COMPARATOR AND VOLTAGE
REFERENCE MODULES

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
ANSEL	ANS7	ANS6	ANS5	ANS4	ANS3	ANS2	ANS1	ANS0	1111 1111	1111 1111
CM1CON0	C10N	C1OUT	C10E	C1POL		C1R	C1CH1	C1CH0	0000 -000	0000 0000
CM2CON0	C2ON	C2OUT	C2OE	C2POL	—	C2R	C2CH1	C2CH0	0000 -000	0000 -000
CM2CON1	MC1OUT	MC2OUT	—	_		_	T1GSS	C2SYNC	0010	0010
INTCON	GIE	PEIE	T0IE	INTE	RABIE	T0IF	INTF	RABIF	0000 000x	0000 000x
PIE2	OSFIE	C2IE	C1IE	EEIE	_	—	_	_	0000	0000
PIR2	OSFIF	C2IF	C1IF	EEIF	_	—	_	—	0000	0000
PORTA	_	_	RA5	RA4	RA3	RA2	RA1	RA0	xx xxxx	uu uuuu
PORTC	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	xxxx xxxx	uuuu uuuu
SRCON	SR1	SR0	C1SEN	C2REN	PULSS	PULSR	—	_	0000 00	0000 00
TRISA	_	_	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	11 1111	11 1111
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	1111 1111	1111 1111
VRCON	C1VREN	C2VREN	VRR	VP6EN	VR3	VR2	VR1	VR0	0000 0000	0000 0000

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used for comparator.

9.0 ANALOG-TO-DIGITAL CONVERTER (ADC) MODULE

The Analog-to-Digital Converter (ADC) allows conversion of an analog input signal to a 10-bit binary representation of that signal. This device uses analog inputs, which are multiplexed into a single sample and hold circuit. The output of the sample and hold is connected to the input of the converter. The converter generates a 10-bit binary result via successive approximation and stores the conversion result into the ADC result registers (ADRESL and ADRESH).

Note: The ADC module applies to PIC16F677/ PIC16F685/PIC16F687/PIC16F689/ PIC16F690 devices only.

The ADC voltage reference is software selectable to be either internally generated or externally supplied.

The ADC can generate an interrupt upon completion of a conversion. This interrupt can be used to wake-up the device from Sleep.

FIGURE 9-1: ADC BLOCK DIAGRAM




Figure 9-1 shows the block diagram of the ADC.

9.1 ADC Configuration

When configuring and using the ADC the following functions must be considered:

- Port configuration
- · Channel selection
- ADC voltage reference selection
- ADC conversion clock source
- Interrupt control
- Results formatting

9.1.1 PORT CONFIGURATION

The ADC can be used to convert both analog and digital signals. When converting analog signals, the I/O pin should be configured for analog by setting the associated TRIS and ANSEL bits. See the corresponding port section for more information.

Note:	Analog voltages on any pin that is defined
	as a digital input may cause the input buf-
	fer to conduct excess current.

9.1.2 CHANNEL SELECTION

The CHS bits of the ADCON0 register determine which channel is connected to the sample and hold circuit.

When changing channels, a delay is required before starting the next conversion. Refer to **Section 9.2 "ADC Operation"** for more information.

9.1.3 ADC VOLTAGE REFERENCE

The VCFG bit of the ADCON0 register provides control of the positive voltage reference. The positive voltage reference can be either VDD or an external voltage source. The negative voltage reference is always connected to the ground reference.

9.1.4 CONVERSION CLOCK

The source of the conversion clock is software selectable via the ADCS bits of the ADCON1 register. There are seven possible clock options:

- Fosc/2
- Fosc/4
- Fosc/8
- Fosc/16
- Fosc/32
- Fosc/64
- FRC (dedicated internal oscillator)

The time to complete one bit conversion is defined as TAD. One full 10-bit conversion requires 11 TAD periods as shown in Figure 9-2.

For correct conversion, the appropriate TAD specification must be met. See A/D conversion requirements in **Section 17.0** "**Electrical Specifications**" for more information. Table 9-1 gives examples of appropriate ADC clock selections.

Note: Unless using the FRC, any changes in the system clock frequency will change the ADC clock frequency, which may adversely affect the ADC result.


TABLE 9-1:ADC CLOCK PERIOD (TAD) Vs. DEVICE OPERATING FREQUENCIES (VDD \geq 3.0V,
VREF \geq 2.5V)

ADC Clock F	Period (TAD)	Device Frequency (Fosc)					
ADC Clock Source	ADCS<2:0>	20 MHz	8 MHz	4 MHz	1 MHz		
Fosc/2	000	100 ns ⁽²⁾	250 ns ⁽²⁾	500 ns ⁽²⁾	2.0 μs		
Fosc/4	100	200 ns ⁽²⁾	500 ns ⁽²⁾	1.0 μs ⁽²⁾	4.0 μs		
Fosc/8	001	400 ns ⁽²⁾	1.0 μs ⁽²⁾	2.0 μs	8.0 μs ⁽³⁾		
Fosc/16	101	800 ns ⁽²⁾	2.0 μs	4.0 μs	16.0 μs (3)		
Fosc/32	010	1.6 μs	4.0 μs	8.0 μs ⁽³⁾	32.0 μs ⁽³⁾		
Fosc/64	110	3.2 μs	8.0 μs ⁽³⁾	16.0 μs ⁽³⁾	64.0 μs ⁽³⁾		
Frc	x11	2-6 μs ^(1,4)	2-6 μs ^(1,4)	2-6 μs ^(1,4)	2-6 μs ^(1,4)		

Legend: Shaded cells are outside of recommended range.

- **Note 1:** The FRC source has a typical TAD time of 4 μ s for VDD > 3.0V.
 - **2:** These values violate the minimum required TAD time.
 - **3:** For faster conversion times, the selection of another clock source is recommended.
 - 4: When the device frequency is greater than 1 MHz, the FRC clock source is only recommended if the conversion will be performed during Sleep.

FIGURE 9-2: ANALOG-TO-DIGITAL CONVERSION TAD CYCLES



9.1.5 INTERRUPTS

The ADC module allows for the ability to generate an interrupt upon completion of an Analog-to-Digital conversion. The ADC interrupt flag is the ADIF bit in the PIR1 register. The ADC interrupt enable is the ADIE bit in the PIE1 register. The ADIF bit must be cleared in software.

Note:	The ADIF bit is set at the completion of
	every conversion, regardless of whether
	or not the ADC interrupt is enabled.


This interrupt can be generated while the device is operating or while in Sleep. If the device is in Sleep, the interrupt will wake-up the device. Upon waking from Sleep, the next instruction following the SLEEP instruction is always executed. If the user is attempting to wake-up from Sleep and resume in-line code execution, the global interrupt must be disabled. If the global interrupt is enabled, execution will switch to the interrupt service routine. Please see **Section 9.1.5** "Interrupts" for more information.

9.1.6 RESULT FORMATTING

The 10-bit A/D conversion result can be supplied in two formats, left justified or right justified. The ADFM bit of the ADCON0 register controls the output format.

Figure 9-3 shows the two output formats.

FIGURE 9-3: 10-BIT A/D CONVERSION RESULT FORMAT



9.2 ADC Operation

9.2.1 STARTING A CONVERSION

To enable the ADC module, the ADON bit of the ADCON0 register must be set to a '1'. Setting the GO/ DONE bit of the ADCON0 register to a '1' will start the Analog-to-Digital conversion.

Note:	The GO/DONE bit should not be set in the
	same instruction that turns on the ADC.
	Refer to Section 9.2.6 "A/D Conversion
	Procedure".

9.2.2 COMPLETION OF A CONVERSION

When the conversion is complete, the ADC module will:

- Clear the GO/DONE bit
- Set the ADIF flag bit
- Update the ADRESH:ADRESL registers with new conversion result

9.2.3 TERMINATING A CONVERSION

If a conversion must be terminated before completion, the GO/DONE bit can be cleared in software. The ADRESH:ADRESL registers will not be updated with the partially complete Analog-to-Digital conversion sample. Instead, the ADRESH:ADRESL register pair will retain the value of the previous conversion. Additionally, a 2 TAD delay is required before another acquisition can be initiated. Following this delay, an input acquisition is automatically started on the selected channel.

Note:	A device Reset forces all registers to their						
	Reset state. Thus, the ADC module is						
	turned off and any pending conversion is terminated.						

9.2.4 ADC OPERATION DURING SLEEP

The ADC module can operate during Sleep. This requires the ADC clock source to be set to the FRC option. When the FRC clock source is selected, the ADC waits one additional instruction before starting the conversion. This allows the SLEEP instruction to be executed, which can reduce system noise during the conversion. If the ADC interrupt is enabled, the device will wake-up from Sleep when the conversion completes. If the ADC interrupt is disabled, the ADC module is turned off after the conversion completes, although the ADON bit remains set.

When the ADC clock source is something other than FRC, a SLEEP instruction causes the present conversion to be aborted and the ADC module is turned off, although the ADON bit remains set.

9.2.5 SPECIAL EVENT TRIGGER

An ECCP Special Event Trigger allows periodic ADC measurements without software intervention. When this trigger occurs, the GO/DONE bit is set by hardware and the Timer1 counter resets to zero.

Using the Special Event Trigger does not assure proper ADC timing. It is the user's responsibility to ensure that the ADC timing requirements are met.

See Section 11.0 "Enhanced Capture/Compare/ PWM Module" for more information.

9.2.6 A/D CONVERSION PROCEDURE

This is an example procedure for using the ADC to perform an Analog-to-Digital conversion:

- 1. Configure Port:
 - Disable pin output driver (See TRIS register)
 - Configure pin as analog
- 2. Configure the ADC module:
 - Select ADC conversion clock
 - Configure voltage reference
 - Select ADC input channel
 - Select result format
 - Turn on ADC module
- 3. Configure ADC interrupt (optional):
 - Clear ADC interrupt flag
 - Enable ADC interrupt
 - Enable peripheral interrupt
 - Enable global interrupt⁽¹⁾
- 4. Wait the required acquisition time⁽²⁾.
- 5. Start conversion by setting the GO/DONE bit.
- 6. Wait for ADC conversion to complete by one of the following:
 - Polling the GO/DONE bit
 - Waiting for the ADC interrupt (interrupts enabled)
- 7. Read ADC Result
- 8. Clear the ADC interrupt flag (required if interrupt is enabled).

Note 1: The global interrupt can be disabled if the user is attempting to wake-up from Sleep and resume in-line code execution.

2: See Section 9.3 "A/D Acquisition Requirements".

EXAMPLE 9-1: A/D CONVERSION

;This code block configures the ADC ; for polling, Vdd reference, Frc clock ;and AN0 input. ; ;Conversion start & polling for completion ; are included. BANKSELADCON1; MOVLWB'01110000'; ADC Frc clock MOVWFADCON1; BANKSELTRISA; BSF TRISA,0;Set RA0 to input BANKSELANSEL; BSF ANSEL, 0; Set RA0 to analog BANKSELADCON0; MOVLWB'10000001';Right justify, MOVWFADCON0; Vdd Vref, AN0, On CALLSampleTime;Acquisiton delay BSF ADCON0,GO;Start conversion BTFSCADCON0,GO;Is conversion done? GOTO\$-1;No, test again BANKSELADRESH; MOVFADRESH, W; Read upper 2 bits MOVWFRESULTHI; store in GPR space BANKSELADRESL; MOVFADRESL,W;Read lower 8 bits MOVWFRESULTLO; Store in GPR space

9.2.7 ADC REGISTER DEFINITIONS

The following registers are used to control the operation of the ADC.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
ADFM	VCFG	CHS3	CHS2	CHS1	CHS0	GO/DONE	ADON				
bit 7							bit 0				
Legend:											
R = Readabl	e bit	W = Writable	bit	U = Unimpler	mented bit, rea	ad as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own				
1 2 7		о · Б		1 41.9							
bit 7		Conversion Res	sult Format Se	elect bit							
	1 = Right jus 0 = Left justi										
bit 6	VCFG: Volta	ige Reference b	it								
	1 = VREF pin	1									
	0 = VDD										
bit 5-2	CHS<3:0>:	Analog Channe	el Select bits								
	0000 = AN0										
	0001 = AN1										
	0010 = AN2										
	0011 = AN3										
	0100 = AN4 0101 = AN5										
	0101 = ANS 0110 = AN6										
	0110 = ANO 0111 = AN7										
	1000 = AN8										
	1001 = AN9										
	1010 = AN1										
	1011 = AN1	1									
	1100 = CVR	EF									
	1101 = 0.6V	' Fixed Voltage I	Reference								
	1110 = Res	erved. Do not us	se.								
	1111 = Res	erved. Do not us	se.								
bit 1	GO/DONE:	A/D Conversion	Status bit								
	$1 = A/D \operatorname{conv}$	version cycle in	progress. Set	ting this bit star	ts an A/D con	version cycle.					
					e A/D convers	sion has complet	ed.				
	$0 = A/D \operatorname{conv}$	version complet	ed/not in prog	ress							
bit 0	ADON: ADC	Enable bit									
	1 = ADC is e	enabled									
		disabled and cor		arating ourrant							

REGISTER 9-1: ADCON0: A/D CONTROL REGISTER 0

U-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0
—	ADCS2	ADCS1	ADCS0	—	—	—	_
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	nown
bit 7 bit 6-4	Unimplemented: Read as '0' ADCS<2:0>: A/D Conversion Clock Select bits 00 = Fosc/2 001 = Fosc/8 010 = Fosc/32 x11 = FRC (clock derived from a dedicated internal oscillator = 500 kHz max) 100 = Fosc/4 101 = Fosc/16 110 = Fosc/64						
bit 3-0	Unimplemen	ted: Read as '	0'				

REGISTER 9-2: ADCON1: A/D CONTROL REGISTER 1

REGISTER 9-3: ADRESH: ADC RESULT REGISTER HIGH (ADRESH) ADFM = 0

| R/W-x |
|--------|--------|--------|--------|--------|--------|--------|--------|
| ADRES9 | ADRES8 | ADRES7 | ADRES6 | ADRES5 | ADRES4 | ADRES3 | ADRES2 |
| bit 7 | | | | | | | bit 0 |

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 7-0

ADRES<9:2>: ADC Result Register bits Upper eight bits of 10-bit conversion result

REGISTER 9-4: ADRESL: ADC RESULT REGISTER LOW (ADRESL) ADFM = 0

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
ADRES1	ADRES0	—	—	—	—	_	—
bit 7							bit 0

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 7-6	ADRES<1:0>: ADC Result Register bits
	Lower two bits of 10-bit conversion result
bit 5-0	Reserved: Do not use.

REGISTER 9-5: ADRESH: ADC RESULT REGISTER HIGH (ADRESH) ADFM = 1

R/W-x	R/W-x						
—	—	—	—	—	—	ADRES9	ADRES8
bit 7							bit 0

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 7-2 Reserved: Do not use.

bit 1-0 ADRES<9:8>: ADC Result Register bits Upper two bits of 10-bit conversion result

REGISTER 9-6: ADRESL: ADC RESULT REGISTER LOW (ADRESL) ADFM = 1

| R/W-x |
|--------|--------|--------|--------|--------|--------|--------|--------|
| ADRES7 | ADRES6 | ADRES5 | ADRES4 | ADRES3 | ADRES2 | ADRES1 | ADRES0 |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as	s 'O'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 ADRES<7:0>: ADC Result Register bits

Lower eight bits of 10-bit conversion result

9.3 A/D Acquisition Requirements

For the ADC to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The Analog Input model is shown in Figure 9-4. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (Rss) impedance varies over the device voltage (VDD), see Figure 9-4. The maximum recommended impedance for analog sources is 10 k Ω . As the source impedance is decreased, the acquisition time may be decreased. After the analog input channel is selected (or changed),

an A/D acquisition must be done before the conversion can be started. To calculate the minimum acquisition time, Equation 9-1 may be used. This equation assumes that 1/2 LSb error is used (1024 steps for the ADC). The 1/2 LSb error is the maximum error allowed for the ADC to meet its specified resolution.

EQUATION 9-1: ACQUISITION TIME EXAMPLE

Assumptions: Temperature =
$$50^{\circ}C$$
 and external impedance of $10k\Omega 5.0V VDD$
 $TACQ = Amplifier Settling Time + Hold Capacitor Charging Time + Temperature Coefficient$
 $= TAMP + TC + TCOFF$
 $= 2\mu s + TC + [(Temperature - 25^{\circ}C)(0.05\mu s/^{\circ}C)]$

The value for TC can be approximated with the following equations:

$$V_{APPLIED}\left(1 - \frac{1}{(2^{n+1}) - 1}\right) = V_{CHOLD}$$
$$V_{APPLIED}\left(1 - e^{\frac{-TC}{RC}}\right) = V_{CHOLD}$$

;[1] VCHOLD charged to within 1/2 lsb

;[2] VCHOLD charge response to VAPPLIED

$$V_{APPLIED}\left(1-e^{\frac{-Ic}{RC}}\right) = V_{APPLIED}\left(1-\frac{l}{(2^{n+1})-l}\right) \quad (combining [1] and [2])$$

Note: Where n = number of bits of the ADC.

Solving for TC:

$$T_{C} = -C_{HOLD}(R_{IC} + R_{SS} + R_{S}) \ln(1/2047)$$
$$= -10pF(1k\Omega + 7k\Omega + 10k\Omega) \ln(0.0004885)$$
$$= 1.37\mu s$$


Therefore:

$$TACQ = 2MS + 1.37MS + [(50°C - 25°C)(0.05MS/°C)]$$


= 4.67MS

Note 1: The reference voltage (VREF) has no effect on the equation, since it cancels itself out.

- 2: The charge holding capacitor (CHOLD) is not discharged after each conversion.
- **3:** The maximum recommended impedance for analog sources is $10 \text{ k}\Omega$. This is required to meet the pin leakage specification.







Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
ADCON0	ADFM	VCFG	CHS3	CHS2	CHS1	CHS0	GO/DONE	ADON	0000 0000	0000 0000
ADCON1	—	ADCS2	ADCS1	ADCS0	_	_	_	-	-000	-000
ANSEL	ANS7	ANS6	ANS5	ANS4	ANS3	ANS2	ANS1	ANS0	1111 1111	1111 1111
ANSELH	—	—	—	—	ANS11	ANS10	ANS9	ANS8	1111	1111
ADRESH	A/D Resul	t Register H	ligh Byte						xxxx xxxx	uuuu uuuu
ADRESL	A/D Resul	t Register L	ow Byte						xxxx xxxx	uuuu uuuu
INTCON	GIE	PEIE	TOIE	INTE	RABIE	T0IF	INTF	RABIF	0000 000x	x000 000x
PIE1	—	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	-000 0000	-000 0000
PIR1	_	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	-000 0000	-000 0000
PORTA	—	—	RA5	RA4	RA3	RA2	RA1	RA0	xx xxxx	uu uuuu
PORTB	RB7	RB6	RB5	RB4	_	_	_	-	xxxx	uuuu
PORTC	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	xxxx xxxx	uuuu uuuu
TRISA	—	_	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	11 1111	11 1111
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	—	—	—	—	1111	1111
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	1111 1111	1111 1111

TABLE 9-2: SUMMARY OF ASSOCIATED ADC REGISTERS

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used for ADC module.

10.0 DATA EEPROM AND FLASH PROGRAM MEMORY CONTROL

Data EEPROM memory is readable and writable and the Flash program memory (PIC16F685/PIC16F689/ PIC16F690 only) is readable during normal operation (full VDD range). These memories are not directly mapped in the register file space. Instead, they are indirectly addressed through the Special Function Registers (SFRs). There are six SFRs used to access these memories:

- EECON1
- EECON2
- EEDAT
- EEDATH (PIC16F685/PIC16F689/PIC16F690 only)
- EEADR
- EEADRH (PIC16F685/PIC16F689/PIC16F690 only)

When interfacing the data memory block, EEDAT holds the 8-bit data for read/write, and EEADR holds the address of the EEDAT location being accessed. These devices, except for the PIC16F631, have 256 bytes of data EEPROM with an address range from 0h to 0FFh. The PIC16F631 has 128 bytes of data EEPROM with an address range from 0h to 07Fh.

When accessing the program memory block of the PIC16F685/PIC16F689/PIC16F690 devices, the EEDAT and EEDATH registers form a 2-byte word that holds the 14-bit data for read/write, and the EEADR and EEADRH registers form a 2-byte word that holds the 12-bit address of the EEPROM location being read. These devices (PIC16F685/PIC16F689/PIC16F690) have 4K words of program EEPROM with an address range from 0h to 0FFFh. The program memory allows one-word reads.

The EEPROM data memory allows byte read and write. A byte write automatically erases the location and writes the new data (erase before write).

The write time is controlled by an on-chip timer. The write/erase voltages are generated by an on-chip charge pump rated to operate over the voltage range of the device for byte or word operations.

When the device is code-protected, the CPU may continue to read and write the data EEPROM memory and read the program memory. When code-protected, the device programmer can no longer access data or program memory.

10.1 EEADR and EEADRH Registers

The EEADR and EEADRH registers can address up to a maximum of 256 bytes of data EEPROM or up to a maximum of 4K words of program EEPROM.

When selecting a program address value, the MSB of the address is written to the EEADRH register and the LSB is written to the EEADR register. When selecting a data address value, only the LSB of the address is written to the EEADR register.

10.1.1 EECON1 AND EECON2 REGISTERS

EECON1 is the control register for EE memory accesses.

Control bit EEPGD (PIC16F685/PIC16F689/PIC16F690) determines if the access will be a program or data memory access. When clear, as it is when reset, any subsequent operations will operate on the data memory. When set, any subsequent operations will operate on the program memory. Program memory can only be read.

Control bits RD and WR initiate read and write, respectively. These bits cannot be cleared, only set, in software. They are cleared in hardware at completion of the read or write operation. The inability to clear the WR bit in software prevents the accidental, premature termination of a write operation.

The WREN bit, when set, will allow a write operation to data EEPROM. On power-up, the WREN bit is clear. The WRERR bit is set when a write operation is interrupted by a $\overline{\text{MCLR}}$ or a WDT Time-out Reset during normal operation. In these situations, following Reset, the user can check the WRERR bit and rewrite the location.

Interrupt flag bit EEIF of the PIR2 register is set when write is complete. It must be cleared in the software.

EECON2 is not a physical register. Reading EECON2 will read all '0's. The EECON2 register is used exclusively in the data EEPROM write sequence.

REGISTER 10-1: EEI	DAT: EEPROM DATA REGISTER
--------------------	---------------------------

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
EEDAT7	EEDAT6	EEDAT5	EEDAT4	EEDAT3	EEDAT2	EEDAT1	EEDAT0	
bit 7							bit 0	
Legend:								
R = Readable bit W = Writable bit		t	U = Unimpleme	ented bit, read as	'0'			
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown			vn		

bit 7-0

EEDAT<7:0>: Eight Least Significant Address bits to Write to or Read from data EEPROM or Read from program memory

REGISTER 10-2: EEADR: EEPROM ADDRESS REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
EEADR7 ⁽¹⁾	EEADR6	EEADR5	EEADR4	EEADR3	EEADR2	EEADR1	EEADR0
bit 7							bit 0
Legend:							

Legena.			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as	ʻ0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 **EEADR<7:0>**: Eight Least Significant Address bits for EEPROM Read/Write Operation⁽¹⁾ or Read from program memory

Note 1: PIC16F677/PIC16F685/PIC16F687/PIC16F689/PIC16F690 only.

REGISTER 10-3: EEDATH: EEPROM DATA HIGH BYTE REGISTER⁽¹⁾

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	EEDATH5	EEDATH4	EEDATH3	EEDATH2	EEDATH1	EEDATH0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as	'0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-6 Unimplemented: Read as '0'

bit 5-0 EEDATH<5:0>: Six Most Significant Data bits from program memory

Note 1: PIC16F685/PIC16F689/PIC16F690 only.

REGISTER 10-4: EEADRH: EEPROM ADDRESS HIGH BYTE REGISTER⁽¹⁾

U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	—	EEADRH3	EEADRH2	EEADRH1	EEADRH0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as	'0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-4 Unimplemented: Read as '0'

bit 3-0 **EEADRH<3:0>**: Specifies the four Most Significant Address bits or high bits for program memory reads

REGISTER 10-4: EEADRH: EEPROM ADDRESS HIGH BYTE REGISTER⁽¹⁾ (CONTINUED)

Note 1: PIC16F685/PIC16F689/PIC16F690 only.

REGISTER 10-5: EECON1: EEPROM CONTROL REGISTER

R/W-x	U-0	U-0	U-0	R/W-x	R/W-0	R/S-0	R/S-0		
EEPGD ⁽¹⁾			_	WRERR	WREN	WR	RD		
bit 7							bit C		
Legend:									
S = Bit can or	ly be set								
R = Readable	bit	W = Writable b	pit	U = Unimpler	nented bit, rea	d as '0'			
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown		
bit 7		gram/Data EEPF		bit ⁽¹⁾					
		s program mem	ory						
bit 6-4		s data memory	,						
	-	ted: Read as '0							
bit 3		PROM Error Fla	•	ninated (any MC	<u>I P Posot any</u>		ring		
		peration or BOF				WDT Reset du	illig		
		operation com							
bit 2	WREN: EEPF	ROM Write Enat	ole bit						
	1 = Allows wr								
	0 = Inhibits w	rite to the data E	EPROM						
bit 1	WR: Write Co	ontrol bit							
	$\frac{EEPGD = 1}{EEPGD}$								
	This bit is ignormal $EEPGD = 0$:	ored							
		a write cycle (Th	e bit is clear	ed by hardware	once write is c	omplete. The W	/R bit can onl		
	 1 = Initiates a write cycle (The bit is cleared by hardware once write is complete. The WR bit can only be set, not cleared, in software.) 								
	0 = Write cycle to the data EEPROM is complete								
bit 0	RD: Read Co	ntrol bit							
1 = Initiates a memory read (the RD is cleared in hardware and can only be s							ot cleared, i		
	software.) initiate a memo	ny read						
			ny ieau						

Note 1: PIC16F685/PIC16F689/PIC16F690 only.

10.1.2 READING THE DATA EEPROM MEMORY

To read a data memory location, the user must write the address to the EEADR register, clear the EEPGD control bit of the EECON1 register, and then set control bit RD. The data is available at the very next cycle, in the EEDAT register; therefore, it can be read in the next instruction. EEDAT will hold this value until another read or until it is written to by the user (during a write operation).

EXAMPLE 10-1: DATA EEPROM READ

BANKSEL	EEADR ;	
MOVF	DATA_EE_ADD	R, W;
MOVWF	EEADR	;Data Memory
		;Address to read
BANKSEL	EECON1	;
BCF	EECON1, EEP	GD;Point to DATA memory
BSF	EECON1, RD	;EE Read
BANKSEL	EEDAT	;
MOVF	EEDAT, W	;W = EEDAT
BANKSEL	PORTA	;Bank 0

10.1.3 WRITING TO THE DATA EEPROM MEMORY

To write an EEPROM data location, the user must first write the address to the EEADR register and the data to the EEDAT register. Then the user must follow a specific sequence to initiate the write for each byte.

The write will not initiate if the specific sequence is not followed exactly (write 55h to EECON2, write AAh to EECON2, then set WR bit) for each byte. Interrupts should be disabled during this code segment.

Additionally, the WREN bit in EECON1 must be set to enable write. This mechanism prevents accidental writes to data EEPROM due to errant (unexpected) code execution (i.e., lost programs). The user should keep the WREN bit clear at all times, except when updating EEPROM. The WREN bit is not cleared by hardware.

After a write sequence has been initiated, clearing the WREN bit will not affect this write cycle. The WR bit will be inhibited from being set unless the WREN bit is set.

At the completion of the write cycle, the WR bit is cleared in hardware and the EE Write Complete Interrupt Flag bit (EEIF) is set. The user can either enable this interrupt or poll this bit. EEIF must be cleared by software.

BANKSELEEADR MOVFDATA_EE_ADDR, W; MOVWFEEADR ;Data Memory Address to write MOVFDATA_EE_DATA, W; MOVWFEEDAT ;Data Memory Value to write BANKSELEECON1 ; BCF EECON1, EEPGD; Point to DATA memory BSF EECON1, WREN; Enable writes BCF INTCON, GIE ; Disable INTs. BTFSCINTCON, GIE;SEE AN576 GOTO\$-2 MOVLW55h ; Required Sequence MOVWFEECON2 ;Write 55h MOVLWAAh ; MOVWFEECON2 ;Write AAh BSF EECON1, WR ;Set WR bit to begin write BSF INTCON, GIE ; Enable INTs. SLEEP ;Wait for interrupt to signal write complete (optional) BCF EECON1, WREN; Disable writes BANKSEL0x00 ;Bank 0

EXAMPLE 10-2: DATA EEPROM WRITE

10.1.4 READING THE FLASH PROGRAM MEMORY (PIC16F685/PIC16F689/ PIC16F690)

To read a program memory location, the user must write the Least and Most Significant address bits to the EEADR and EEADRH registers, set the EEPGD control bit of the EECON1 register, and then set control bit RD. Once the read control bit is set, the program memory Flash controller will use the second instruction cycle to read the data. This causes the second instruction immediately following the "BSF EECON1, RD" instruction to be ignored. The data is available in the very next cycle, in the EEDAT and EEDATH registers; therefore, it can be read as two bytes in the following instructions. EEDAT and EEDATH registers will hold this value until another read or until it is written to by the user.

- Note 1: The two instructions following a program memory read are required to be NOPS. This prevents the user from executing a 2-cycle instruction on the next instruction after the RD bit is set.
 - If the WR bit is set when EEPGD = 1, it will be immediately reset to '0' and no operation will take place.

EXAMPLE 10-3: FLASH PROGRAM READ

	BANKSEL	EEADR		;
	MOVF	MS_PROG_EE_ADDR,	W	;
	MOVWF	EEADRH		;MS Byte of Program Address to read
	MOVF	LS_PROG_EE_ADDR,	W	;
	MOVWF	EEADR		;LS Byte of Program Address to read
	BANKSEL	EECON1	;	
	BSF	EECON1, EEPGD		;Point to PROGRAM memory
т 8	BSF	EECON1, RD		;EE Read
Required Sequence	NOP			;First instruction after BSF EECON1,RD executes normally
	NOP			;Any instructions here are ignored as program
				;memory is read in second cycle after BSF EECON1,RD
;				
	BANKSEL	EEDAT	;	
	MOVF	EEDAT, W		;W = LS Byte of Program Memory
	MOVWF	LOWPMBYTE		;
	MOVF	EEDATH, W		;W = MS Byte of Program EEDAT
	MOVWF	HIGHPMBYTE		;
	BANKSEL	0x00	;Ba	nk 0

	Table 0-1:					
	Q Q					
Flash ADDR	PC PC + 1 VEEADRH,EEADR PC + 3 PC + 4 PC + 5					
Flash Data	INSTR (PC) INSTR (PC + 1) EEDATH,EEDAT INSTR (PC + 3) INSTR (PC + 4)					
	INSTR(PC - 1) BSF EECON1,RD INSTR(PC + 1) Forced NOP INSTR(PC + 3) INSTR(PC + 4) executed here executed here executed here executed here executed here					
RD bit						
EEDATH EEDAT Register						
EERHLT						

FIGURE 10-1: FLASH PROGRAM MEMORY READ CYCLE EXECUTION

10.2 Write Verify

Depending on the application, good programming practice may dictate that the value written to the data EEPROM should be verified (see Example 10-4) to the desired value to be written.

EXAMPLE 10-4: WRITE VERIFY

XORWF EEDAT, BTFSS STATUS,		
BANKSEL EEDAT	;value written ;	
BSF EECON1,	RD ;YES, Read the	
BANKSEL EECON1	;from previous w ;	rite
BANKSEL EEDAT MOVF EEDAT,	; W ;EEDAT not change	ed

10.2.1 USING THE DATA EEPROM

The data EEPROM is a high-endurance, byte addressable array that has been optimized for the storage of frequently changing information (e.g., program variables or other data that are updated often). When variables in one section change frequently, while variables in another section do not change, it is possible to exceed the total number of write cycles to the EEPROM (specification D124) without exceeding the total number of write cycles to a single byte (specifications D120 and D120A). If this is the case, then a refresh of the array must be performed. For this reason, variables that do not change (such as constants, IDs, calibration, etc.) should be stored in Flash program memory.

10.3 Protection Against Spurious Write

There are conditions when the user may not want to write to the data EEPROM memory. To protect against spurious EEPROM writes, various mechanisms have been built in. On power-up, WREN is cleared. Also, the Power-up Timer (64 ms duration) prevents EEPROM write.

The write initiate sequence and the WREN bit together help prevent an accidental write during:

- Brown-out
- Power Glitch
- Software Malfunction

10.4 Data EEPROM Operation During Code-Protect

Data memory can be code-protected by programming the CPD bit in the Configuration Word register (Register 14-1) to '0'. When the data memory is code-protected, only the CPU is able to read and write data to the data EEPROM. It is recommended to code-protect the program memory when code-protecting data memory and programming unused program memory with NOP instructions.

TABLE 10-1: SUMMARY OF REGISTERS ASSOCIATED WITH DATA EEPROM

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
EECON1	EEPGD ⁽¹⁾	—	_		WRERR	WREN	WR	RD	x x000	0 q000
EECON2	EEPROM C	ontrol Regis	ster 2 (not a p	hysical regis	ter)					
EEADR	EEADR7 ⁽²⁾	EEADR6	EEADR5	EEADR4	EEADR3	EEADR2	EEADR1	EEADR0	0000 0000	0000 0000
EEADRH ⁽¹⁾	_	-	_	_	EEADRH3	EEADRH2	EEADRH1	EEADRH0	0000	0000
EEDAT	EEDAT7	EEDAT6	EEDAT5	EEDAT4	EEDAT3	EEDAT2	EEDAT1	EEDAT0	0000 0000	0000 0000
EEDATH ⁽¹⁾	_	_	EEDATH5	EEDATH4	EEDATH3	EEDATH2	EEDATH1	EEDATH0	00 0000	00 0000
INTCON	GIE	PEIE	TOIE	INTE	RABIE	T0IF	INTF	RABIF	0000 0000	0000 0000
PIE2	OSFIE	C2IE	C1IE	EEIE	_	_	_	_	0000	0000
PIR2	OSFIF	C2IF	C1IF	EEIF	-	_	_	_	0000	0000

 ${\bf x}$ = unknown, ${\bf u}$ = unchanged, – = unimplemented read as '0', ${\bf q}$ = value depends upon condition. Shaded cells are not used by data EEPROM module. PIC16F685/PIC16F689/PIC16F690 only. Legend:

Note 1:

PIC16F677/PIC16F685/PIC16F687/PIC16F689/PIC16F690 only. 2:

11.0 ENHANCED CAPTURE/ COMPARE/PWM MODULE

The Enhanced Capture/Compare/PWM module is a peripheral which allows the user to time and control different events. In Capture mode, the peripheral allows the timing of the duration of an event. The Compare mode allows the user to trigger an external event when a predetermined amount of time has expired. The PWM mode can generate a Pulse-Width Modulated signal of varying frequency and duty cycle. Table 11-1 shows the timer resources required by the ECCP module.

TABLE 11-1: ECCP MODE – TIMER RESOURCES REQUIRED

ECCP Mode	Timer Resource
Capture	Timer1
Compare	Timer1
PWM	Timer2

REGISTER 11-1: CCP1CON: ENHANCED CCP1 CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
P1M1	P1M0	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0
bit 7							bit 0

Legend:				
R = Readab	ole bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR		'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
bit 7-6	<u>If CCP1M</u> xx =P1A a <u>If CCP1M</u> 00 =Single 01 =Full-B 10 =Half-B	<pre><3:2> = 11: output; P1A modulated; P1 ridge output forward; P1D m ridge output; P1A, P1B modulated;</pre>	e input; P1B, P1C, P1D assig B, P1C, P1D assigned as port odulated; P1A active; P1B, P1	pins C inactive P1C, P1D assigned as port pins
bit 5-4	<u>Capture m</u> Unused. <u>Compare r</u> Unused. <u>PWM mod</u>	node: e:	ignificant bits M duty cycle. The eight MSbs	are found in CCPR1L.
bit 3-0	0000 =Ca 0001 =Un 0010 =Co 0011 =Un 0100 =Ca 0110 =Ca 0111 =Ca 1000 =Co 1001 =Co 1011 =Co 1011 =Co 1011 =Co 1011 =Co 1011 =PW 1100 =PW	:0>: ECCP Mode Select bits pture/Compare/PWM off (res used (reserved) mpare mode, toggle output of used (reserved) pture mode, every falling edg pture mode, every rising edg pture mode, every 16th rising mpare mode, every 16th rising mpare mode, set output on r mpare mode, generate softw mpare mode, generate softw mpare mode, generate softw mpare mode, P1A, P1C active-h /M mode; P1A, P1C active-h /M mode; P1A, P1C active-h /M mode; P1A, P1C active-h	sets ECCP module) on match (CCP1IF bit is set) ge edge g edge natch (CCP1IF bit is set) n match (CCP1IF bit is set) are interrupt on match (CCP1II event (CCP1IF bit is set; CCP ² module is enabled) igh; P1B, P1D active-high igh; P1B, P1D active-low ow; P1B, P1D active-high	F bit is set, CCP1 pin is unaffected 1 resets TMR1 or TMR2, and starts

11.1 Capture Mode

In Capture mode, CCPR1H:CCPR1L captures the 16-bit value of the TMR1 register when an event occurs on pin CCP1. An event is defined as one of the following and is configured by the CCP1M<3:0> bits of the CCP1CON register:

- · Every falling edge
- · Every rising edge
- Every 4th rising edge
- Every 16th rising edge


When a capture is made, the Interrupt Request Flag bit CCP1IF of the PIR1 register is set. The interrupt flag must be cleared in software. If another capture occurs before the value in the CCPR1H, CCPR1L register pair is read, the old captured value is overwritten by the new captured value (see Figure 11-1).

11.1.1 CCP1 PIN CONFIGURATION

In Capture mode, the CCP1 pin should be configured as an input by setting the associated TRIS control bit.

Note:	If the CCP1 pin is configured as an output,
	a write to the port can cause a capture
	condition.

FIGURE 11-1: CAPTURE MODE OPERATION BLOCK DIAGRAM



11.1.2 TIMER1 MODE SELECTION

Timer1 must be running in Timer mode or Synchronized Counter mode for the CCP module to use the capture feature. In Asynchronous Counter mode, the capture operation may not work.

11.1.3 SOFTWARE INTERRUPT

When the Capture mode is changed, a false capture interrupt may be generated. The user should keep the CCP1IE interrupt enable bit of the PIE1 register clear to avoid false interrupts. Additionally, the user should clear the CCP1IF interrupt flag bit of the PIR1 register following any change in operating mode.

11.1.4 CCP PRESCALER

There are four prescaler settings specified by the CCP1M<3:0> bits of the CCP1CON register. Whenever the CCP module is turned off, or the CCP module is not in Capture mode, the prescaler counter is cleared. Any Reset will clear the prescaler counter.

Switching from one capture prescaler to another does not clear the prescaler and may generate a false interrupt. To avoid this unexpected operation, turn the module off by clearing the CCP1CON register before changing the prescaler (see Example 11-1).

EXAMPLE 11-1: CHANGING BETWEEN CAPTURE PRESCALERS

BANKSE	L CCP1CON	;Set Bank bits to point ; to CCP1CON
CLRF MOVLW	CCP1CON NEW_CAPT_PS	;Turn CCP module off 5;Load the W reg with
MOVWF	CCP1CON	<pre>; the new prescaler ; move value and CCP ON ;Load CCP1CON with this ; value</pre>

11.2 Compare Mode


In Compare mode, the 16-bit CCPR1 register value is constantly compared against the TMR1 register pair value. When a match occurs, the CCP module may:

- Toggle the CCP1 output
- Set the CCP1 output
- Clear the CCP1 output
- Generate a Special Event Trigger
- Generate a Software Interrupt

The action on the pin is based on the value of the CCP1M<3:0> control bits of the CCP1CON register.

All Compare modes can generate an interrupt.





Special Event Trigger Will:

- Clear TMR1H and TMR1L registers.
- NOT set interrupt flag bit TMR1IF of the PIR1 register.
- Set the GO/DONE bit to start the ADC conversion.

11.2.1 CCP1 PIN CONFIGURATION

The user must configure the CCP1 pin as an output by clearing the associated TRIS bit.

Note:	Clearing the CCP1CON register will force
	the CCP1 compare output latch to the
	default low level. This is not the port I/O
	data latch.

11.2.2 TIMER1 MODE SELECTION

In Compare mode, Timer1 must be running in either Timer mode or Synchronized Counter mode. The compare operation may not work in Asynchronous Counter mode.

11.2.3 SOFTWARE INTERRUPT MODE

When Generate Software Interrupt mode is chosen (CCP1M<3:0> = 1010), the CCP module does not assert control of the CCP1 pin (see the CCP1CON register).

11.2.4 SPECIAL EVENT TRIGGER

When Special Event Trigger mode is chosen (CCP1M<3:0> = 1011), the CCP module does the following:

- Resets Timer1
- Starts an ADC conversion if ADC is enabled

The CCP module does not assert control of the CCP1 pin in this mode (see the CCP1CON register).

The Special Event Trigger output of the CCP occurs immediately upon a match between the TMR1H, TMR1L register pair and the CCPR1H, CCPR1L register pair. The TMR1H, TMR1L register pair is not reset until the next rising edge of the Timer1 clock. This allows the CCPR1H, CCPR1L register pair to effectively provide a 16-bit programmable period register for Timer1.

- Note 1: The Special Event Trigger from the CCP module does not set interrupt flag bit TMR1IF of the PIR1 register.
 - 2: Removing the match condition by changing the contents of the CCPR1H and CCPR1L register pair, between the clock edge that generates the Special Event Trigger and the clock edge that generates the Timer1 Reset, will preclude the Reset from occurring.

11.3 PWM Mode

The PWM mode generates a Pulse-Width Modulated signal on the CCP1 pin. The duty cycle, period and resolution are determined by the following registers:

- PR2
- T2CON
- CCPR1L
- CCP1CON

In Pulse-Width Modulation (PWM) mode, the CCP module produces up to a 10-bit resolution PWM output on the CCP1 pin. Since the CCP1 pin is multiplexed with the PORT data latch, the TRIS for that pin must be cleared to enable the CCP1 pin output driver.


Note:	Clearing	the	CCP1CON	register	will
	relinquish	n CCF	1 control of t	he CCP1	pin.

Figure 11-3 shows a simplified block diagram of PWM operation.

Figure 11-4 shows a typical waveform of the PWM signal.

For a step-by-step procedure on how to set up the CCP module for PWM operation, see **Section 11.3.7** "**Setup for PWM Operation**".


FIGURE 11-3: SIMPLIFIED PWM BLOCK DIAGRAM



2: In PWM mode, CCPR1H is a read-only register.

The PWM output (Figure 11-4) has a time base (period) and a time that the output stays high (duty cycle).

FIGURE 11-4: CCP PWM OUTPUT



11.3.1 PWM PERIOD

The PWM period is specified by the PR2 register of Timer2. The PWM period can be calculated using the formula of Equation 11-1.

EQUATION 11-1: PWM PERIOD

$$PWM Period = [(PR2) + 1] \bullet 4 \bullet TOSC \bullet$$
$$(TMR2 Prescale Value)$$
Note: Tosc = 1/Fosc

When TMR2 is equal to PR2, the following three events occur on the next increment cycle:

- TMR2 is cleared
- The CCP1 pin is set. (Exception: If the PWM duty cycle = 0%, the pin will not be set.)
- The PWM duty cycle is latched from CCPR1L into CCPR1H.

Note: The Timer2 postscaler (see Section 7.1 "Timer2 Operation") is not used in the determination of the PWM frequency.

11.3.2 PWM DUTY CYCLE

The PWM duty cycle is specified by writing a 10-bit value to multiple registers: CCPR1L register and DC1B<1:0> bits of the CCP1CON register. The CCPR1L contains the eight MSbs and the DC1B<1:0> bits of the CCP1CON register contain the two LSbs. CCPR1L and DC1B<1:0> bits of the CCP1CON register can be written to at any time. The duty cycle value is not latched into CCPR1H until after the period completes (i.e., a match between PR2 and TMR2 registers occurs). While using the PWM, the CCPR1H register is read-only.

Equation 11-2 is used to calculate the PWM pulse width.

Equation 11-3 is used to calculate the PWM duty cycle ratio.

EQUATION 11-2: PULSE WIDTH

 $Pulse Width = (CCPR1L:CCP1CON < 5:4>) \bullet$

TOSC • (TMR2 Prescale Value)

EQUATION 11-3: DUTY CYCLE RATIO

$$Duty Cycle Ratio = \frac{(CCPR1L:CCP1CON < 5:4>)}{4(PR2 + 1)}$$

The CCPR1H register and a 2-bit internal latch are used to double buffer the PWM duty cycle. This double buffering is essential for glitchless PWM operation.

The 8-bit timer TMR2 register is concatenated with either the 2-bit internal system clock (FOSC), or two bits of the prescaler, to create the 10-bit time base. The system clock is used if the Timer2 prescaler is set to 1:1.

When the 10-bit time base matches the CCPR1H and 2-bit latch, then the CCP1 pin is cleared (see Figure 11-3).

11.3.3 PWM RESOLUTION

The resolution determines the number of available duty cycles for a given period. For example, a 10-bit resolution will result in 1024 discrete duty cycles, whereas an 8-bit resolution will result in 256 discrete duty cycles.

The maximum PWM resolution is ten bits when PR2 is 255. The resolution is a function of the PR2 register value as shown by Equation 11-4.

EQUATION 11-4: PWM RESOLUTION

Resolution =
$$\frac{\log[4(PR2 + 1)]}{\log(2)}$$
 bits

Note: If the pulse width value is greater than the period the assigned PWM pin(s) will remain unchanged.

TABLE 11-2: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS (Fosc = 20 MHz)

PWM Frequency	1.22 kHz	4.88 kHz	19.53 kHz	78.12 kHz	156.3 kHz	208.3 kHz
Timer Prescale (1, 4, 16)	16	4	1	1	1	1
PR2 Value	0xFF	0xFF	0xFF	0x3F	0x1F	0x17
Maximum Resolution (bits)	10	10	10	8	7	6.6

TABLE 11-3: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS (Fosc = 8 MHz)

PWM Frequency	1.22 kHz	4.90 kHz	19.61 kHz	76.92 kHz	153.85 kHz	200.0 kHz
Timer Prescale (1, 4, 16)	16	4	1	1	1	1
PR2 Value	0x65	0x65	0x65	0x19	0x0C	0x09
Maximum Resolution (bits)	8	8	8	6	5	5

© 2005-2015 Microchip Technology Inc.

11.3.4 OPERATION IN SLEEP MODE

In Sleep mode, the TMR2 register will not increment and the state of the module will not change. If the CCP1 pin is driving a value, it will continue to drive that value. When the device wakes up, TMR2 will continue from its previous state.

11.3.5 CHANGES IN SYSTEM CLOCK FREQUENCY

The PWM frequency is derived from the system clock frequency. Any changes in the system clock frequency will result in changes to the PWM frequency. See Section 3.0 "Oscillator Module (With Fail-Safe Clock Monitor)" for additional details.

11.3.6 EFFECTS OF RESET

Any Reset will force all ports to Input mode and the CCP registers to their Reset states.

11.3.7 SETUP FOR PWM OPERATION

The following steps should be taken when configuring the CCP module for PWM operation:

- 1. Disable the PWM pin (CCP1) output driver by setting the associated TRIS bit.
- 2. Set the PWM period by loading the PR2 register.
- Configure the CCP module for the PWM mode by loading the CCP1CON register with the appropriate values.
- Set the PWM duty cycle by loading the CCPR1L register and DC1B<1:0> bits of the CCP1CON register.
- 5. Configure and start Timer2:
 - •Clear the TMR2IF interrupt flag bit of the PIR1 register.

•Set the Timer2 prescale value by loading the T2CKPS bits of the T2CON register.

•Enable Timer2 by setting the TMR2ON bit of the T2CON register.

6. Enable PWM output after a new PWM cycle has started:

•Wait until Timer2 overflows (TMR2IF bit of the PIR1 register is set).

• Enable the CCP1 pin output driver by clearing the associated TRIS bit.

11.4 PWM (Enhanced Mode)

The Enhanced PWM Mode can generate a PWM signal on up to four different output pins with up to ten bits of resolution. It can do this through four different PWM Output modes:

- Single PWM
- Half-Bridge PWM
- Full-Bridge PWM, Forward mode
- Full-Bridge PWM, Reverse mode

To select an Enhanced PWM mode, the P1M bits of the CCP1CON register must be set appropriately.


The PWM outputs are multiplexed with I/O pins and are designated P1A, P1B, P1C and P1D. The polarity of the PWM pins is configurable and is selected by setting the CCP1M bits in the CCP1CON register appropriately.

Table 11-4showsthepinassignmentsforeachEnhanced PWM mode.

Figure 11-5 shows an example of a simplified block diagram of the Enhanced PWM module.

Note: To prevent the generation of an incomplete waveform when the PWM is first enabled, the ECCP module waits until the start of a new PWM period before generating a PWM signal.





Note 1: The TRIS register value for each PWM output must be configured appropriately.

2: Clearing the CCP1CON register will relinquish ECCP control of all PWM output pins.

3: Any pin not used by an Enhanced PWM mode is available for alternate pin functions

TABLE 11-4: EXAMPLE PIN ASSIGNMENTS FOR VARIOUS PWM ENHANCED MODES

ECCP Mode	P1M<1:0>	CCP1/P1A	P1B	P1C	P1D
Single	00	Yes ⁽¹⁾	Yes ⁽¹⁾	Yes ⁽¹⁾	Yes ⁽¹⁾
Half-Bridge	10	Yes	Yes	No	No
Full-Bridge, Forward	01	Yes	Yes	Yes	Yes
Full-Bridge, Reverse	11	Yes	Yes	Yes	Yes

Note 1: Pulse Steering enables outputs in Single mode.

FIGURE 11-6: EXAMPLE PWM (ENHANCED MODE) OUTPUT RELATIONSHIPS (ACTIVE-HIGH STATE)

P1M<	<1:0>	Signal	0	Pulse Width	-► Period	_
00	(Single Output)	P1A Modulated		Delay ⁽¹⁾	Delay ⁽¹⁾	
		P1A Modulated				
10	(Half-Bridge)	P1B Modulated				
		P1A Active			 	
01	(Full-Bridge,	P1B Inactive			1 1 1	
01	Forward)	P1C Inactive	_ i		1 1 	
		P1D Modulated	ť			1
		P1A Inactive			1 1 1	
11	(Full-Bridge,	P1B Modulated				<u> </u>
	Reverse)	P1C Active	;			
		P1D Inactive			1 1 1	
Relat	ionships:	c * (PR2 + 1) * (TMR2 Pre		`		

Delay = 4 * Tosc * (PWM1CON<6:0>)

Note 1: Dead-band delay is programmed using the PWM1CON register (Section 11.4.6 "Programmable Dead-Band Delay mode").

					– Period – – –	
00	(Single Output)	P1A Modulated				1
		P1A Modulated	- ' -	ay(1)	 Delay ⁽¹⁾	
10	(Half-Bridge)	P1B Modulated		ay .		
		P1A Active	- ;		· · ·	
01	(Full-Bridge, Forward)	P1B Inactive	- :		I	
	i orward)	P1C Inactive			 	
		P1D Modulated				 I I
		P1A Inactive	- ' - '		 	1 1 1
11	(Full-Bridge,	P1B Modulated				
	Reverse)	P1C Active	- ' 		1 	· · · · · · · · · · · · · · · · · · ·
		P1D Inactive	- :		 1 1	,
Rela	• Pulse Width = To	c * (PR2 + 1) * (TMR2 Pres osc * (CCPR1L<7:0>:CCP1 * (PWM1CON<6:0>)		(TMR2 Prescale	Value)	,


FIGURE 11-7: EXAMPLE ENHANCED PWM OUTPUT RELATIONSHIPS (ACTIVE-LOW STATE)

© 2005-2015 Microchip Technology Inc.

11.4.1 HALF-BRIDGE MODE

In Half-Bridge mode, two pins are used as outputs to drive push-pull loads. The PWM output signal is output on the CCP1/P1A pin, while the complementary PWM output signal is output on the P1B pin (see Figure 11-6). This mode can be used for Half-Bridge applications, as shown in Figure 11-9, or for Full-Bridge applications, where four power switches are being modulated with two PWM signals.

In Half-Bridge mode, the programmable dead-band delay can be used to prevent shoot-through current in Half-Bridge power devices. The value of the PDC<6:0> bits of the PWM1CON register sets the number of instruction cycles before the output is driven active. If the value is greater than the duty cycle, the corresponding output remains inactive during the entire cycle. See **Section 11.4.6 "Programmable Dead-Band Delay mode"** for more details of the dead-band delay operations. Since the P1A and P1B outputs are multiplexed with the PORT data latches, the associated TRIS bits must be cleared to configure P1A and P1B as outputs.







FIGURE 11-9: EXAMPLE OF HALF-BRIDGE APPLICATIONS



11.4.2 FULL-BRIDGE MODE


In Full-Bridge mode, all four pins are used as outputs. An example of Full-Bridge application is shown in Figure 11-10.


In the Forward mode, pin CCP1/P1A is driven to its active state, pin P1D is modulated, while P1B and P1C will be driven to their inactive state as shown in Figure 11-11.

In the Reverse mode, P1C is driven to its active state, pin P1B is modulated, while P1A and P1D will be driven to their inactive state as shown Figure 11-11.

P1A, P1B, P1C and P1D outputs are multiplexed with the PORT data latches. The associated TRIS bits must be cleared to configure the P1A, P1B, P1C and P1D pins as outputs.

FIGURE 11-10: EXAMPLE OF FULL-BRIDGE APPLICATION





11.4.2.1 Direction Change in Full-Bridge Mode

In the Full-Bridge mode, the P1M1 bit in the CCP1CON register allows users to control the forward/reverse direction. When the application firmware changes this direction control bit, the module will change to the new direction on the next PWM cycle.

A direction change is initiated in software by changing the P1M1 bit of the CCP1CON register. The following sequence occurs prior to the end of the current PWM period:

- The modulated outputs (P1B and P1D) are placed in their inactive state.
- The associated unmodulated outputs (P1A and P1C) are switched to drive in the opposite direction.
- PWM modulation resumes at the beginning of the next period.

See Figure 11-12 for an illustration of this sequence.

The Full-Bridge mode does not provide dead-band delay. As one output is modulated at a time, dead-band delay is generally not required. There is a situation where dead-band delay is required. This situation occurs when both of the following conditions are true:

- 1. The direction of the PWM output changes when the duty cycle of the output is at or near 100%.
- 2. The turn-off time of the power switch, including the power device and driver circuit, is greater than the turn-on time.


Figure 11-13 shows an example of the PWM direction changing from forward to reverse, at a near 100% duty cycle. In this example, at time t1, the output P1A and P1D become inactive, while output P1C becomes active. Since the turn-off time of the power devices is longer than the turn-on time, a shoot-through current will flow through power devices QC and QD (see Figure 11-10) for the duration of 't'. The same phenomenon will occur to power devices QA and QB for PWM direction change from reverse to forward.

If changing PWM direction at high duty cycle is required for an application, two possible solutions for eliminating the shoot-through current are:

- 1. Reduce PWM duty cycle for one PWM period before changing directions.
- 2. Use switch drivers that can drive the switches off faster than they can drive them on.

Other options to prevent shoot-through current may exist.

FIGURE 11-12: EXAMPLE OF PWM DIRECTION CHANGE



value.




FIGURE 11-13: EXAMPLE OF PWM DIRECTION CHANGE AT NEAR 100% DUTY CYCLE

3: TOFF is the turn-off delay of power switch QD and its driver.

11.4.3 START-UP CONSIDERATIONS

When any PWM mode is used, the application hardware must use the proper external pull-up and/or pull-down resistors on the PWM output pins.

Note:	When the microcontroller is released from								
	Reset, all of the I/O pins are in the high-								
	impedance state. The external circuits								
	must keep the power switch devices in the								
	OFF state until the microcontroller drives								
	the I/O pins with the proper signal levels or								
	activates the PWM output(s).								

The CCP1M<1:0> bits of the CCP1CON register allow the user to choose whether the PWM output signals are active-high or active-low for each pair of PWM output pins (P1A/P1C and P1B/P1D). The PWM output polarities must be selected before the PWM pin output drivers are enabled. Changing the polarity configuration while the PWM pin output drivers are enabled is not recommended since it may result in damage to the application circuits.

The P1A, P1B, P1C and P1D output latches may not be in the proper states when the PWM module is initialized. Enabling the PWM pin output drivers at the same time as the Enhanced PWM modes may cause damage to the application circuit. The Enhanced PWM modes must be enabled in the proper Output mode and complete a full PWM cycle before enabling the PWM pin output drivers. The completion of a full PWM cycle is indicated by the TMR2IF bit of the PIR1 register being set as the second PWM period begins.

11.4.4 ENHANCED PWM AUTO-SHUTDOWN MODE

The PWM mode supports an Auto-Shutdown mode that will disable the PWM outputs when an external shutdown event occurs. Auto-Shutdown mode places the PWM output pins into a predetermined state. This mode is used to help prevent the PWM from damaging the application.

The auto-shutdown sources are selected using the ECCPASx bits of the ECCPAS register. A shutdown event may be generated by:

- A logic '0' on the INT pin
- Comparator C1
- Comparator C2
- Setting the ECCPASE bit in firmware

A shutdown condition is indicated by the ECCPASE (Auto-Shutdown Event Status) bit of the ECCPAS register. If the bit is a '0', the PWM pins are operating normally. If the bit is a '1', the PWM outputs are in the shutdown state.

When a shutdown event occurs, two things happen:

The ECCPASE bit is set to '1'. The ECCPASE will remain set until cleared in firmware or an auto-restart occurs (see Section 11.4.5 "Auto-Restart Mode").

The enabled PWM pins are asynchronously placed in their shutdown states. The PWM output pins are grouped into pairs [P1A/P1C] and [P1B/P1D]. The state of each pin pair is determined by the PSSAC and PSSBD bits of the ECCPAS register. Each pin pair may be placed into one of three states:

- Drive logic '1'
- Drive logic '0'
- Tri-state (high-impedance)




FIGURE 11-14: AUTO-SHUTDOWN BLOCK DIAGRAM


REGISTER 11-2: ECCPAS: ENHANCED CAPTURE/COMPARE/PWM AUTO-SHUTDOWN CONTROL REGISTER

-								
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
ECCPAS	E ECCPAS2	ECCPAS1	ECCPAS0	PSSAC1	PSSAC0	PSSBD1	PSSBD0	
bit 7							bit 0	
Legend:								
R = Reada	ble bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'		
-n = Value	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown	
bit 7	1 = A shutdo 0 = ECCP ou	ECCP Auto-Shu wn event has o utputs are opera	ccurred; ECCF ating	outputs are ir		te		
bit 6-4	000 =Auto-S 001 =Compa 010 =Compa 011 =Either (100 =ViL on 101 =ViL on 110 =ViL on	D>: ECCP Auto hutdown is disa arator C1 output arator C2 output Comparators ou INT pin INT pin or Com INT pin or Com INT pin or eithe	abled t high t high(1) utput is high parator C1 out parator C2 out	put high put high				
bit 3-2	 PSSACn: Pins P1A and P1C Shutdown State Control bits 00 = Drive pins P1A and P1C to '0' 01 = Drive pins P1A and P1C to '1' 1x = Pins P1A and P1C tri-state PSSBDn: Pins P1B and P1D Shutdown State Control bits 							
bit 1-0	00 = Drive pi 01 = Drive pi	ns P1B and P1 ns P1B and P1 ns P1B and P1 B and P1D tri-s	D to '0' D to '1'	ate Control bit	5			
Note 1:	If C2SYNC is ena	bled, the shutd	own will be del	ayed by Timer	1.			

Note 1:	The auto-shutdown condition is a level-
	based signal, not an edge-based signal.
	As long as the level is present, the auto-
	shutdown will persist.

- 2: Writing to the ECCPASE bit is disabled while an auto-shutdown condition persists.
- **3:** Once the auto-shutdown condition has been removed and the PWM restarted (either through firmware or auto-restart) the PWM signal will always restart at the beginning of the next PWM period.

FIGURE 11-15: PWM AUTO-SHUTDOWN WITH FIRMWARE RESTART (PRSEN = 0)




11.4.5 AUTO-RESTART MODE

The Enhanced PWM can be configured to automatically restart the PWM signal once the auto-shutdown condition has been removed. Auto-restart is enabled by setting the PRSEN bit in the PWM1CON register.

If auto-restart is enabled, the ECCPASE bit will remain set as long as the auto-shutdown condition is active. When the auto-shutdown condition is removed, the ECCPASE bit will be cleared via hardware and normal operation will resume.

FIGURE 11-16: PWM AUTO-SHUTDOWN WITH AUTO-RESTART ENABLED (PRSEN = 1)



11.4.6 PROGRAMMABLE DEAD-BAND DELAY MODE

In Half-Bridge applications where all power switches are modulated at the PWM frequency, the power switches normally require more time to turn off than to turn on. If both the upper and lower power switches are switched at the same time (one turned on, and the other turned off), both switches may be on for a short period of time until one switch completely turns off. During this brief interval, a very high current (*shoot-through current*) will flow through both power switches, shorting the bridge supply. To avoid this potentially destructive shoot-through current from flowing during switching, turning on either of the power switches is normally delayed to allow the other switch to completely turn off.

In Half-Bridge mode, a digitally programmable deadband delay is available to avoid shoot-through current from destroying the bridge power switches. The delay occurs at the signal transition from the non-active state to the active state. See Figure 11-8 for illustration. The lower seven bits of the associated PWM1CON register (Register 11-3) sets the delay period in terms of microcontroller instruction cycles (Tcy or 4 Tosc).

FIGURE 11-17: EXAMPLE OF HALF-BRIDGE PWM OUTPUT





FIGURE 11-18: EXAMPLE OF HALF-BRIDGE APPLICATIONS



R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PRSEN	PDC6	PDC5	PDC4	PDC3	PDC2	PDC1	PDC0
bit 7						bit 0	
Legend:							
R = Readable bit W = Writable bit			bit	U = Unimpler	nented bit, read	d as '0'	
-n = Value at POR '1' = Bit is set			0' = Bit is cleared $x = Bit is unknown$				

REGISTER 11-3: PWM1CON: ENHANCED PWM CONTROL REGISTER

bit 7	 PRSEN: PWM Restart Enable bit 1 = Upon auto-shutdown, the ECCPASE bit clears automatically once the shutdown event goes away; the PWM restarts automatically 0 = Upon auto-shutdown, ECCPASE must be cleared in software to restart the PWM
bit 6-0	PDC<6:0>: PWM Delay Count bits PDCn =Number of Fosc/4 (4 * Tosc) cycles between the scheduled time when a PWM signal should transition active and the actual time it transitions active

11.4.7 PULSE STEERING MODE

In Single Output mode, pulse steering allows any of the PWM pins to be the modulated signal. Additionally, the same PWM signal can be simultaneously available on multiple pins.

Once the Single Output mode is selected (CCP1M<3:2> = 11 and P1M<1:0> = 00 of the CCP1CON register), the user firmware can bring out the same PWM signal to one, two, three or four output pins by setting the appropriate STR<D:A> bits of the PSTRCON register, as shown in Figure 11-19.

Note: The associated TRIS bits must be set to output ('0') to enable the pin output driver in order to see the PWM signal on the pin.

While the PWM Steering mode is active, CCP1M<1:0> bits of the CCP1CON register select the PWM output polarity for the P1<D:A> pins.

The PWM auto-shutdown operation also applies to PWM Steering mode as described in Section 11.4.4 "Enhanced PWM Auto-shutdown mode". An autoshutdown event will only affect pins that have PWM outputs enabled.

REGISTER 11-4: PSTRCON: PULSE STEERING CONTROL REGISTER⁽¹⁾

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1			
—	—	—	STRSYNC	STRD	STRC	STRB	STRA			
bit 7							bit (
Lowende										
Legend:	L- L-14		- I- 14							
R = Readabl		W = Writable			nented bit, read					
-n = Value at	t POR	'1' = Bit is se	et	'0' = Bit is cle	ared	x = Bit is unkr	nown			
bit 7-5	Unimplomo	nted: Read as	· ∩ '							
	•									
bit 4		Steering Sync								
	1 = Output steering update occurs on next PWM period									
bit 3	 0 = Output steering update occurs at the beginning of the instruction cycle boundary StrcD: Steering Enable bit D 									
		0	waveform with p	olarity control	from CCP1M<	1.0>				
	•	is assigned to								
bit 2	STRC: Steering Enable bit C									
	1 = P1C pin	has the PWM	waveform with p	olarity control	from CCP1M<	1:0>				
	0 = P1C pin	is assigned to	port pin							
bit 1	STRB: Stee	ring Enable bit	В							
	1 = P1B pin	1 = P1B pin has the PWM waveform with polarity control from CCP1M<1:0>								
	0 = P1B pin is assigned to port pin									
bit 0	STRA: Steering Enable bit A									
	1 = P1A pin	has the PWM	waveform with p	olarity control	from CCP1M<	1:0>				
	0 = P1A pin	is assigned to	nort nin							

Note 1: The PWM Steering mode is available only when the CCP1CON register bits CCP1M<3:2> = 11 and P1M<1:0> = 00.




FIGURE 11-19: SIMPLIFIED STEERING BLOCK DIAGRAM

11.4.7.1 Steering Synchronization

The STRSYNC bit of the PSTRCON register gives the user two selections of when the steering event will happen. When the STRSYNC bit is '0', the steering event will happen at the end of the instruction that writes to the PSTRCON register. In this case, the output signal at the P1<D:A> pins may be an incomplete PWM waveform. This operation is useful when the user firmware needs to immediately remove a PWM signal from the pin.

When the STRSYNC bit is '1', the effective steering update will happen at the beginning of the next PWM period. In this case, steering on/off the PWM output will always produce a complete PWM waveform. Figures 11-20 and 11-21 illustrate the timing diagrams of the PWM steering depending on the STRSYNC setting.

FIGURE 11-20: EXAMPLE OF STEERING EVENT AT END OF INSTRUCTION (STRSYNC = 0)





FIGURE 11-21: EXAMPLE OF STEERING EVENT AT BEGINNING OF INSTRUCTION (STRSYNC = 1)



Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		e on BOR	all o	e on other sets
CCP1CON	P1M1	P1M0	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	0000	0000	0000	0000
CM1CON0	C10N	C10UT	C10E	C1POL		C1R	C1CH1	C1CH0	0000	-000	0000	-000
CM2CON0	C2ON	C2OUT	C2OE	C2POL	_	C2R	C2CH1	C2CH0	0000	-000	0000	-000
CM2CON1	MC1OUT	MC2OUT	—	-	_	—	T1GSS	C2SYNC	00	10	00	10
CCPR1L	Capture/Co	mpare/PWI	V Register	1 Low Byte					xxxx	xxxx	uuuu	uuuu
CCPR1H	Capture/Co	mpare/PWI	PWM Register 1 High Byte						xxxx	xxxx	uuuu	uuuu
ECCPAS	ECCPASE	ECCPAS2	ECCPAS1	ECCPAS0	PSSAC1	PSSAC0	PSSBD1	PSSBD0	0000	0000	0000	0000
INTCON	GIE	PEIE	TOIE	INTE	RABIE	TOIF	INTF	RABIF	0000	0000	0000	0000
PIE1	_	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	-000	0000	-000	0000
PIR1	—	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	-000	0000	-000	0000
PSTRCON	_	—	_	STRSYNC	STRD	STRC	STRB	STRA	0	0001	0	0001
PWM1CON	PRSEN	PDC6	PDC5	PDC4	PDC3	PDC2	PDC1	PDC0	0000	0000	0000	0000
T1CON	T1GINV	TMR1GE	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	0000	0000	uuuu	uuuu
T2CON	_	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000	0000	-000	0000
TMR1L	Holding Re	gister for the	e Least Sigr	nificant Byte	of the 16-bi	t TMR1 Reg	gister		xxxx	xxxx	uuuu	uuuu
TMR1H	Holding Re	lolding Register for the Most Significant Byte of the 16-bit TMR1 Register									uuuu	uuuu
TMR2	Timer2 Mod	dule Registe	er						0000	0000	0000	0000
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	1111	1111	1111	1111

TABLE 11-5: SUMMARY OF REGISTERS ASSOCIATED WITH CAPTURE, COMPARE AND PWM

Legend: - = Unimplemented locations, read as '0', u = unchanged, x = unknown. Shaded cells are not used by the Capture, Compare and PWM.

12.0 ENHANCED UNIVERSAL SYNCHRONOUS ASYNCHRONOUS RECEIVER TRANSMITTER (EUSART)

The Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART) module is a serial I/O communications peripheral. It contains all the clock generators, shift registers and data buffers necessary to perform an input or output serial data transfer independent of device program execution. The EUSART, also known as a Serial Communications Interface (SCI), can be configured as a full-duplex asynchronous system or half-duplex synchronous system. Full-Duplex mode is useful for communications with peripheral systems, such as CRT terminals and personal computers. Half-Duplex Synchronous mode is intended for communications with peripheral devices, such as A/D or D/A integrated circuits, serial EEPROMs or other microcontrollers. These devices typically do not have internal clocks for baud rate generation and require the external clock signal provided by a master synchronous device.

The EUSART module includes the following capabilities:

- · Full-duplex asynchronous transmit and receive
- Two-character input buffer
- One-character output buffer
- Programmable 8-bit or 9-bit character length
- Address detection in 9-bit mode
- Input buffer overrun error detection
- Received character framing error detection
- Half-duplex synchronous master
- Half-duplex synchronous slave
- Programmable clock polarity in synchronous modes
- Sleep operation

The EUSART module implements the following additional features, making it ideally suited for use in Local Interconnect Network (LIN) bus systems:

- · Automatic detection and calibration of the baud rate
- Wake-up on Break reception
- 13-bit Break character transmit

Block diagrams of the EUSART transmitter and receiver are shown in Figure 12-1 and Figure 12-2.





FIGURE 12-1: EUSART TRANSMIT BLOCK DIAGRAM



The operation of the EUSART module is controlled through three registers:

- Transmit Status and Control (TXSTA)
- Receive Status and Control (RCSTA)
- Baud Rate Control (BAUDCTL)

These registers are detailed in Register 12-1, Register 12-2 and Register 12-3, respectively.

12.1 EUSART Asynchronous Mode

The EUSART transmits and receives data using the standard non-return-to-zero (NRZ) format. NRZ is implemented with two levels: a VOH mark state which represents a '1' data bit, and a VOL space state which represents a '0' data bit. NRZ refers to the fact that consecutively transmitted data bits of the same value stay at the output level of that bit without returning to a neutral level between each bit transmission. An NRZ transmission port idles in the mark state. Each character transmission consists of one Start bit followed by eight or nine data bits and is always terminated by one or more Stop bits. The Start bit is always a space and the Stop bits are always marks. The most common data format is 8 bits. Each transmitted bit persists for a period of 1/(Baud Rate). An on-chip dedicated 8-bit/16-bit Baud Rate Generator is used to derive standard baud rate frequencies from the system oscillator. See Table 12-5 for examples of baud rate configurations.

The EUSART transmits and receives the LSb first. The EUSART's transmitter and receiver are functionally independent, but share the same data format and baud rate. Parity is not supported by the hardware, but can be implemented in software and stored as the ninth data bit.

12.1.1 EUSART ASYNCHRONOUS TRANSMITTER

The EUSART transmitter block diagram is shown in Figure 12-1. The heart of the transmitter is the serial Transmit Shift Register (TSR), which is not directly accessible by software. The TSR obtains its data from the transmit buffer, which is the TXREG register.

12.1.1.1 Enabling the Transmitter

The EUSART transmitter is enabled for asynchronous operations by configuring the following three control bits:

- TXEN = 1
- SYNC = 0
- SPEN = 1

All other EUSART control bits are assumed to be in their default state.

Setting the TXEN bit of the TXSTA register enables the transmitter circuitry of the EUSART. Clearing the SYNC bit of the TXSTA register configures the EUSART for asynchronous operation. Setting the SPEN bit of the RCSTA register enables the EUSART and automatically configures the TX/CK I/O pin as an output. If the TX/CK pin is shared with an analog peripheral the analog I/O function must be disabled by clearing the corresponding ANSEL bit.

- Note 1: When the SPEN bit is set the RX/DT I/O pin is automatically configured as an input, regardless of the state of the corresponding TRIS bit and whether or not the EUSART receiver is enabled. The RX/DT pin data can be read via a normal PORT read but PORT latch data output is precluded.
 - 2: The TXIF transmitter interrupt flag is set when the TXEN enable bit is set.

12.1.1.2 Transmitting Data

A transmission is initiated by writing a character to the TXREG register. If this is the first character, or the previous character has been completely flushed from the TSR, the data in the TXREG is immediately transferred to the TSR register. If the TSR still contains all or part of a previous character, the new character data is held in the TXREG until the Stop bit of the previous character has been transmitted. The pending character in the TXREG is then transferred to the TSR in one TCY immediately following the Stop bit sequence commences immediately following the transfer of the data to the TSR from the TXREG.

12.1.1.3 Transmit Interrupt Flag

The TXIF interrupt flag bit of the PIR1 register is set whenever the EUSART transmitter is enabled and no character is being held for transmission in the TXREG. In other words, the TXIF bit is only clear when the TSR is busy with a character and a new character has been queued for transmission in the TXREG. The TXIF flag bit is not cleared immediately upon writing TXREG. TXIF becomes valid in the second instruction cycle following the write execution. Polling TXIF immediately following the TXREG write will return invalid results. The TXIF bit is read-only, it cannot be set or cleared by software.

The TXIF interrupt can be enabled by setting the TXIE interrupt enable bit of the PIE1 register. However, the TXIF flag bit will be set whenever the TXREG is empty, regardless of the state of TXIE enable bit.

To use interrupts when transmitting data, set the TXIE bit only when there is more data to send. Clear the TXIE interrupt enable bit upon writing the last character of the transmission to the TXREG.

12.1.1.4 TSR Status

The TRMT bit of the TXSTA register indicates the status of the TSR register. This is a read-only bit. The TRMT bit is set when the TSR register is empty and is cleared when a character is transferred to the TSR register from the TXREG. The TRMT bit remains clear until all bits have been shifted out of the TSR register. No interrupt logic is tied to this bit, so the user has to poll this bit to determine the TSR status.

Note:	The TSR register is not mapped in data
	memory, so it is not available to the user.

12.1.1.5 Transmitting 9-Bit Characters

The EUSART supports 9-bit character transmissions. When the TX9 bit of the TXSTA register is set the EUSART will shift nine bits out for each character transmitted. The TX9D bit of the TXSTA register is the ninth, and Most Significant, data bit. When transmitting 9-bit data, the TX9D data bit must be written before writing the eight Least Significant bits into the TXREG. All nine bits of data will be transferred to the TSR shift register immediately after the TXREG is written.

A special 9-bit Address mode is available for use with multiple receivers. See **Section 12.1.2.7** "Address **Detection**" for more information on the Address mode.

12.1.1.6 Asynchronous Transmission Set-up:

- Initialize the SPBRGH, SPBRG register pair and the BRGH and BRG16 bits to achieve the desired baud rate (see Section 12.3 "EUSART Baud Rate Generator (BRG)").
- 2. Enable the asynchronous serial port by clearing the SYNC bit and setting the SPEN bit.
- 3. If 9-bit transmission is desired, set the TX9 control bit. A set ninth data bit will indicate that the eight Least Significant data bits are an address when the receiver is set for address detection.
- Enable the transmission by setting the TXEN control bit. This will cause the TXIF interrupt bit to be set.
- If interrupts are desired, set the TXIE interrupt enable bit of the PIE1 register. An interrupt will occur immediately provided that the GIE and PEIE bits of the INTCON register are also set.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded into the TX9D data bit.
- 7. Load 8-bit data into the TXREG register. This will start the transmission.





FIGURE 12-4: ASYNCHRONOUS TRANSMISSION (BACK TO BACK)



Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
BAUDCTL	ABDOVF	RCIDL	—	SCKP	BRG16	_	WUE	ABDEN	01-0 0-00	01-0 0-00
INTCON	GIE	PEIE	TOIE	INTE	RABIE	T0IF	INTF	RABIF	x000 000x	0000 000x
PIE1	—	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	-000 0000	-000 0000
PIR1	—	ADIF RCIF TXIF SSPIF CCP1IF TMR2IF TMR1IF							-000 0000	-000 0000
RCREG	EUSART F	Receive Da		0000 0000	0000 0000					
RCSTA	SPEN	RX9	SREN	SREN CREN ADDEN FERR OERR RX9D					0000 000x	0000 000x
SPBRG	BRG7	BRG6	BRG5	BRG4	BRG3	BRG2	BRG1	BRG0	0000 0000	0000 0000
SPBRGH	BRG15	BRG14	BRG13	BRG12	BRG11	BRG10	BRG9	BRG8	0000 0000	0000 0000
TRISB	TRISB7	TRISB6	TRISB5	TRISB4					1111	1111
TXREG	EUSART	Fransmit Da	ata Register		0000 0000	0000 0000				
TXSTA	CSRC TX9 TXEN SYNC SENDB BRGH TRMT TX								0000 0010	0000 0010
Legend:	x = unknow	vn, – = unir	nplemented	I read as '0	'. Shaded c	ells are not	used for A	synchronou	is Transmission	1.

TABLE 12-1: REGISTERS ASSOCIATED WITH ASYNCHRONOUS TRANSMISSION

12.1.2 EUSART ASYNCHRONOUS RECEIVER

The Asynchronous mode is typically used in RS-232 systems. The receiver block diagram is shown in Figure 12-2. The data is received on the RX/DT pin and drives the data recovery block. The data recovery block is actually a high-speed shifter operating at 16 times the baud rate, whereas the serial Receive Shift Register (RSR) operates at the bit rate. When all eight or nine bits of the character have been shifted in, they are immediately transferred to a two character First-In-First-Out (FIFO) memory. The FIFO buffering allows reception of two complete characters and the start of a third character before software must start servicing the EUSART receiver. The FIFO and RSR registers are not directly accessible by software. Access to the received data is via the RCREG register.

12.1.2.1 Enabling the Receiver

The EUSART receiver is enabled for asynchronous operation by configuring the following three control bits:

- CREN = 1
- SYNC = 0
- SPEN = 1

All other EUSART control bits are assumed to be in their default state.

Setting the CREN bit of the RCSTA register enables the receiver circuitry of the EUSART. Clearing the SYNC bit of the TXSTA register configures the EUSART for asynchronous operation. Setting the SPEN bit of the RCSTA register enables the EUSART and automatically configures the RX/DT I/O pin as an input. If the RX/DT pin is shared with an analog peripheral the analog I/O function must be disabled by clearing the corresponding ANSEL bit.

Note: When the SPEN bit is set the TX/CK I/O pin is automatically configured as an output, regardless of the state of the corresponding TRIS bit and whether or not the EUSART transmitter is enabled. The PORT latch is disconnected from the output driver so it is not possible to use the TX/CK pin as a general purpose output.

12.1.2.2 Receiving Data

The receiver data recovery circuit initiates character reception on the falling edge of the first bit. The first bit, also known as the Start bit, is always a zero. The data recovery circuit counts one-half bit time to the center of the Start bit and verifies that the bit is still a zero. If it is not a zero then the data recovery circuit aborts character reception, without generating an error, and resumes looking for the falling edge of the Start bit. If the Start bit zero verification succeeds then the data recovery circuit counts a full bit time to the center of the next bit. The bit is then sampled by a majority detect circuit and the resulting '0' or '1' is shifted into the RSR. This repeats until all data bits have been sampled and shifted into the RSR. One final bit time is measured and the level sampled. This is the Stop bit, which is always a '1'. If the data recovery circuit samples a '0' in the Stop bit position then a framing error is set for this character, otherwise the framing error is cleared for this character. See Section 12.1.2.4 "Receive Framing Error" for more information on framing errors.

Immediately after all data bits and the Stop bit have been received, the character in the RSR is transferred to the EUSART receive FIFO and the RCIF interrupt flag bit of the PIR1 register is set. The top character in the FIFO is transferred out of the FIFO by reading the RCREG register.

Note:	If the receive FIFO is overrun, no additional									
	characters will be received until the overrun									
	condition is cleared. See Section 12.1.2.5									
	"Receive Overrun Error" for more									
	information on overrun errors.									

12.1.2.3 Receive Interrupts

The RCIF interrupt flag bit of the PIR1 register is set whenever the EUSART receiver is enabled and there is an unread character in the receive FIFO. The RCIF interrupt flag bit is read-only, it cannot be set or cleared by software.

RCIF interrupts are enabled by setting all of the following bits:

- RCIE interrupt enable bit of the PIE1 register
- PEIE peripheral interrupt enable bit of the INTCON register
- GIE global interrupt enable bit of the INTCON register

The RCIF interrupt flag bit will be set when there is an unread character in the FIFO, regardless of the state of interrupt enable bits.

12.1.2.4 Receive Framing Error

Each character in the receive FIFO buffer has a corresponding framing error Status bit. A framing error indicates that a Stop bit was not seen at the expected time. The framing error status is accessed via the FERR bit of the RCSTA register. The FERR bit represents the status of the top unread character in the receive FIFO. Therefore, the FERR bit must be read before reading the RCREG.

The FERR bit is read-only and only applies to the top unread character in the receive FIFO. A framing error (FERR = 1) does not preclude reception of additional characters. It is not necessary to clear the FERR bit. Reading the next character from the FIFO buffer will advance the FIFO to the next character and the next corresponding framing error.

The FERR bit can be forced clear by clearing the SPEN bit of the RCSTA register which resets the EUSART. Clearing the CREN bit of the RCSTA register does not affect the FERR bit. A framing error by itself does not generate an interrupt.

Note:	If all receive characters in the receive										
	FIFO have framing errors, repeated reads										
	of the RCREG will not clear the FERR bit.										

12.1.2.5 Receive Overrun Error

The receive FIFO buffer can hold two characters. An overrun error will be generated If a third character, in its entirety, is received before the FIFO is accessed. When this happens the OERR bit of the RCSTA register is set. The characters already in the FIFO buffer can be read but no additional characters will be received until the error is cleared. The error must be cleared by either clearing the CREN bit of the RCSTA register or by resetting the EUSART by clearing the SPEN bit of the RCSTA register.

12.1.2.6 Receiving 9-bit Characters

The EUSART supports 9-bit character reception. When the RX9 bit of the RCSTA register is set the EUSART will shift nine bits into the RSR for each character received. The RX9D bit of the RCSTA register is the ninth and Most Significant data bit of the top unread character in the receive FIFO. When reading 9-bit data from the receive FIFO buffer, the RX9D data bit must be read before reading the eight Least Significant bits from the RCREG.

12.1.2.7 Address Detection

A special Address Detection mode is available for use when multiple receivers share the same transmission line, such as in RS-485 systems. Address detection is enabled by setting the ADDEN bit of the RCSTA register.

Address detection requires 9-bit character reception. When address detection is enabled, only characters with the ninth data bit set will be transferred to the receive FIFO buffer, thereby setting the RCIF interrupt bit. All other characters will be ignored.

Upon receiving an address character, user software determines if the address matches its own. Upon address match, user software must disable address detection by clearing the ADDEN bit before the next Stop bit occurs. When user software detects the end of the message, determined by the message protocol used, software places the receiver back into the Address Detection mode by setting the ADDEN bit.

12.1.2.8 Asynchronous Reception Set-up:

- Initialize the SPBRGH, SPBRG register pair and the BRGH and BRG16 bits to achieve the desired baud rate (see Section 12.3 "EUSART Baud Rate Generator (BRG)").
- 2. Enable the serial port by setting the SPEN bit. The SYNC bit must be clear for asynchronous operation.
- 3. If interrupts are desired, set the RCIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- 4. If 9-bit reception is desired, set the RX9 bit.
- 5. Enable reception by setting the CREN bit.
- 6. The RCIF interrupt flag bit will be set when a character is transferred from the RSR to the receive buffer. An interrupt will be generated if the RCIE interrupt enable bit was also set.
- 7. Read the RCSTA register to get the error flags and, if 9-bit data reception is enabled, the ninth data bit.
- 8. Get the received 8 Least Significant data bits from the receive buffer by reading the RCREG register.
- 9. If an overrun occurred, clear the OERR flag by clearing the CREN receiver enable bit.

12.1.2.9 9-bit Address Detection Mode Set-up

This mode would typically be used in RS-485 systems. To set up an Asynchronous Reception with Address Detect Enable:

- Initialize the SPBRGH, SPBRG register pair and the BRGH and BRG16 bits to achieve the desired baud rate (see Section 12.3 "EUSART Baud Rate Generator (BRG)").
- 2. Enable the serial port by setting the SPEN bit. The SYNC bit must be clear for asynchronous operation.
- 3. If interrupts are desired, set the RCIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- 4. Enable 9-bit reception by setting the RX9 bit.
- 5. Enable address detection by setting the ADDEN bit.
- 6. Enable reception by setting the CREN bit.
- 7. The RCIF interrupt flag bit will be set when a character with the ninth bit set is transferred from the RSR to the receive buffer. An interrupt will be generated if the RCIE interrupt enable bit was also set.
- 8. Read the RCSTA register to get the error flags. The ninth data bit will always be set.
- 9. Get the received eight Least Significant data bits from the receive buffer by reading the RCREG register. Software determines if this is the device's address.
- 10. If an overrun occurred, clear the OERR flag by clearing the CREN receiver enable bit.
- 11. If the device has been addressed, clear the ADDEN bit to allow all received data into the receive buffer and generate interrupts.




FIGURE 12-5: ASYNCHRONOUS RECEPTION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
BAUDCTL	ABDOVF	RCIDL	_	SCKP	BRG16	_	WUE	ABDEN	01-0 0-00	01-0 0-00
INTCON	GIE	PEIE	TOIE	INTE	RABIE	T0IF	INTF	RABIF	x000 000x	0000 000x
PIE1	—	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	-000 0000	-000 0000
PIR1	_	ADIF RCIF TXIF SSPIF CCP1IF TMR2IF TMR1IF							-000 0000	-000 0000
RCREG	EUSART F	Receive Da	ta Register						0000 0000	0000 0000
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	x000 000x	0000 000x
SPBRG	BRG7	BRG6	BRG5	BRG4	BRG3	BRG2	BRG1	BRG0	0000 0000	0000 0000
SPBRGH	BRG15	BRG14	BRG13	BRG12	BRG11	BRG10	BRG9	BRG8	0000 0000	0000 0000
TRISB	TRISB7	TRISB6	TRISB5	TRISB4					1111	1111
TXREG	EUSART 1	Fransmit Da	ata Register	r					0000 0000	0000 0000
TXSTA	CSRC TX9 TXEN SYNC SENDB BRGH TRMT TX9								0000 0010	0000 0010
Legend:	x = unknov	vn, – = unir	nplemented	read as '0	'. Shaded c	ells are not	used for A	synchronou	is Reception.	

TABLE 12-2: REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION

12.2 Clock Accuracy with Asynchronous Operation

The factory calibrates the internal oscillator block output (INTOSC). However, the INTOSC frequency may drift as VDD or temperature changes, and this directly affects the asynchronous baud rate. Two methods may be used to adjust the baud rate clock, but both require a reference clock source of some kind. The first (preferred) method uses the OSCTUNE register to adjust the INTOSC output. Adjusting the value in the OSCTUNE register allows for fine resolution changes to the system clock source. See Section 3.5 "Internal Clock Modes" for more information.

The other method adjusts the value in the Baud Rate Generator. This can be done automatically with the Auto-Baud Detect feature (see Section 12.3.1 "Auto-Baud Detect"). There may not be fine enough resolution when adjusting the Baud Rate Generator to compensate for a gradual change in the peripheral clock frequency.

REGISTER 12-1: TXSTA: TRANSMIT STATUS AND CONTROL REGISTER

CSRC bit 7	TX9	TXEN ⁽¹⁾					
bit 7			SYNC	SENDB	BRGH	TRMT	TX9D
				-	·	•	bit 0
Legend:							
R = Readable I	oit	W = Writable bit	t	U = Unimplem	ented bit, read as	'0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is clea	red	x = Bit is unkno	wn
bit 7		Source Select bit					
	Asynchronous Don't care	mode:					
	Synchronous i	mode.					
		node (clock generation	ated internally	from BRG)			
		ode (clock from ex					
bit 6	TX9: 9-bit Tra	nsmit Enable bit					
	1 = Selects 9	9-bit transmission					
		B-bit transmission					
bit 5		nit Enable bit ⁽¹⁾					
	1 = Transmit						
6 °C 4	0 = Transmit						
bit 4		RT Mode Select bi	IT				
	1 = Synchror 0 = Asynchro						
bit 3	SENDB: Send	Break Character	bit				
	Asynchronous	mode:					
	1 = Send Syr	nc Break on next t	ransmission (c	leared by hardwa	are upon completi	on)	
		ak transmission co	ompleted				
	<u>Synchronous r</u> Don't care	mode:					
bit 2		Poud Poto Soloot k	.i+				
DIL Z	Asynchronous	Baud Rate Select t	JIL				
	1 = High spe						
	0 = Low spee						
	Synchronous I	mode:					
	Unused in this	mode					
bit 1		nit Shift Register S	tatus bit				
	1 = TSR emp 0 = TSR full	oty					
bit 0		it of Transmit Data ss/data bit or a par					

Note 1: SREN/CREN overrides TXEN in Sync mode.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-0	R-x
SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D
bit 7							bit 0
<u> </u>							
Legend:	• •						
R = Readabl		W = Writable		-	mented bit, read		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	IOWN
bit 7	SPEN: Seria	al Port Enable bi	t				
		ort enabled (cor ort disabled (hel	•	T and TX/CK p	ins as serial po	rt pins)	
bit 6	RX9: 9-bit R	eceive Enable b	oit				
		9-bit reception 8-bit reception					
bit 5	SREN: Sing	le Receive Enab	ole bit				
	Asynchrono	<u>us mode</u> :					
	Don't care						
	•	<u>s mode – Maste</u>	<u>r</u> :				
		s single receive					
		s single receive eared after recept	ntion is comp	loto			
		s mode – Slave		iete.			
	Don't care						
bit 4	CREN: Cont	inuous Receive	Enable bit				
	Asynchronou	us mode:					
	1 = Enables	s receiver					
	0 = Disables						
	Synchronous						
		s continuous rec s continuous rec		ble bit CREN is	s cleared (CRE	N overrides SR	EN)
bit 3	ADDEN: Add	dress Detect En	able bit				
	Asynchronou	us mode 9-bit (F	<u> X9 = 1)</u> :				
		address detect					
		s address detec		are received a	nd ninth bit car	be used as pa	rity bit
		us mode 8-bit (R	(X9 = 0):				
h # 0	Don't care	in a Funan hit					
bit 2	FERR: Fram	ing Error bit gerror (can be u	ndatad by ray		rogistor and rac		huto)
	1 = Framing 0 = No fram		poaled by rea		register and rec	eive next valid	byle)
bit 1	OERR: Over	rrun Error bit					
	1 = Overrun 0 = No over	n error (can be c run error	leared by clea	aring bit CREN)		
bit 0	RX9D: Ninth	bit of Received	Data				
	This can be	address/data bit	or a parity bi	it and must be o	calculated by u	ser firmware.	
			-		-		

REGISTER 12-2: RCSTA: RECEIVE STATUS AND CONTROL REGISTER⁽¹⁾

R-0	R-1	U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
ABDOVF	RCIDL	—	SCKP	BRG16	—	WUE	ABDEN
bit 7							bit 0
Legend:			••			(0)	
R = Readable		W = Writable I	oit	-	mented bit, read		
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unk	nown
bit 7	ABDOVF: Au	to-Baud Detect	Overflow bit				
	Asynchronous	<u>s mode</u> :					
		d timer overflow					
		d timer did not o	overflow				
	Synchronous Don't care	mode:					
bit 6		ive Idle Flag bit					
DILO	Asynchronous	-					
	1 = Receiver						
	0 = Start bit h	as been receive	ed and the re	ceiver is receiv	ring		
	Synchronous	<u>mode</u> :					
	Don't care						
bit 5	-	ted: Read as 'o					
bit 4	•	ronous Clock F	Polarity Select	t bit			
	Asynchronous						
		nverted data to non-inverted da					
	Synchronous						
		ocked on rising	-				
hit 0		ocked on falling	e e	CIUCK			
bit 3		it Baud Rate Gener					
		d Rate Genera					
bit 2		ted: Read as '(
bit 1	WUE: Wake-u	up Enable bit					
	Asynchronous	s mode:					
	•		alling edge. I	No character wi	II be received by	/te RCIF will be	e set. WUE will
	automatic	ally clear after	RCIF is set.				
		is operating not	rmally				
	<u>Synchronous</u> Don't care	<u>mode</u> :					
h it 0		David Data at D					
bit 0		-Baud Detect E	nable bit				
	Asynchronous		is enabled (pleare when ou	to-baud is comp	loto)	
		id Detect mode		Jears when au		nele)	
	Synchronous						
	Don't care						

REGISTER 12-3: BAUDCTL: BAUD RATE CONTROL REGISTER

12.3 EUSART Baud Rate Generator (BRG)

The Baud Rate Generator (BRG) is an 8-bit or 16-bit timer that is dedicated to the support of both the asynchronous and synchronous EUSART operation. By default, the BRG operates in 8-bit mode. Setting the BRG16 bit of the BAUDCTL register selects 16-bit mode.


The SPBRGH, SPBRG register pair determines the period of the free running baud rate timer. In Asynchronous mode the multiplier of the baud rate period is determined by both the BRGH bit of the TXSTA register and the BRG16 bit of the BAUDCTL register. In Synchronous mode, the BRGH bit is ignored.

Table 12-3 contains the formulas for determining the baud rate. Example 12-1 provides a sample calculation for determining the baud rate and baud rate error.

Typical baud rates and error values for various asynchronous modes have been computed for your convenience and are shown in Table 12-3. It may be advantageous to use the high baud rate (BRGH = 1), or the 16-bit BRG (BRG16 = 1) to reduce the baud rate error. The 16-bit BRG mode is used to achieve slow baud rates for fast oscillator frequencies.

Writing a new value to the SPBRGH, SPBRG register pair causes the BRG timer to be reset (or cleared). This ensures that the BRG does not wait for a timer overflow before outputting the new baud rate. If the system clock is changed during an active receive operation, a receive error or data loss may result. To avoid this problem, check the status of the RCIDL bit to make sure that the receive operation is Idle before changing the system clock.

EXAMPLE 12-1: CALCULATING BAUD RATE ERROR



0	Configuration Bi	its		Baud Rate Formula		
SYNC	BRG16	BRGH	BRG/EUSART Mode	Bauu Rale Formula		
0	0	0	8-bit/Asynchronous	Fosc/[64 (n+1)]		
0	0	1	8-bit/Asynchronous			
0	1	0	16-bit/Asynchronous	Fosc/[16 (n+1)]		
0	1	1	16-bit/Asynchronous			
1	0	х	8-bit/Synchronous	Fosc/[4 (n+1)]		
1	1	х	16-bit/Synchronous			

TABLE 12-3: BAUD RATE FORMULAS

Legend: x = Don't care, n = value of SPBRGH, SPBRG register pair

TABLE 12-4: REGISTERS ASSOCIATED WITH THE BAUD RATE GENERATOR

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
BAUDCTL	ABDOVF	RCIDL	—	SCKP	BRG16		WUE	ABDEN	01-0 0-00	01-0 0-00
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	x000 000x	x000 000x
SPBRG	BRG7	BRG6	BRG5	BRG4	BRG3	BRG2	BRG1	BRG0	0000 0000	0000 0000
SPBRGH	BRG15	BRG14	BRG13	BRG12	BRG11	BRG10	BRG9	BRG8	0000 0000	0000 0000
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	0000 0010	0000 0010

Legend: x = unknown, - = unimplemented read as '0'. Shaded cells are not used for the Baud Rate Generator.

				SYNC = 0, BRGH = 0, BRG16 = 0											
BAUD	Fosc	; = 20.00	0 MHz	Fosc = 18.432 MHz			Fosc = 11.0592 MHz			Fosc = 8.000 MHz					
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)			
300	_		_		_	_	_	_	_	_	_	_			
1200	1221	1.73	255	1200	0.00	239	1200	0.00	143	1202	0.16	103			
2400	2404	0.16	129	2400	0.00	119	2400	0.00	71	2404	0.16	51			
9600	9470	-1.36	32	9600	0.00	29	9600	0.00	17	9615	0.16	12			
10417	10417	0.00	29	10286	-1.26	27	10165	-2.42	16	10417	0.00	11			
19.2k	19.53k	1.73	15	19.20k	0.00	14	19.20k	0.00	8	_	_	_			
57.6k	—	—	_	57.60k	0.00	7	57.60k	0.00	2	—	—	—			
115.2k	—		_	—	_	_	_		_	—	_	_			

TABLE 12-5: BAUD RATES FOR ASYNCHRONOUS MODES

					SYNC	C = 0, BRGH	l = 0, BRG	616 = 0					
BAUD	Fos	c = 4.000	0 MHz	Fosc = 3.6864 MHz			Fos	c = 2.00	0 MHz	Fosc = 1.000 MHz			
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	
300	300	0.16	207	300	0.00	191	300	0.16	103	300	0.16	51	
1200	1202	0.16	51	1200	0.00	47	1202	0.16	25	1202	0.16	12	
2400	2404	0.16	25	2400	0.00	23	2404	0.16	12	—	—	—	
9600	—	_	—	9600	0.00	5	_	_	_	—	_	_	
10417	10417	0.00	5	—	_	_	10417	0.00	2	—	—	_	
19.2k	—	_	_	19.20k	0.00	2	—	_	_	_	_	_	
57.6k	—	—	—	57.60k	0.00	0	—	_	—	—	—	—	
115.2k	—	_	_	_	_	—	_	_	_	—	_	—	

					SYNC	C = 0, BRGH	l = 1, BRC	616 = 0					
BAUD	Foso	= 20.00	0 MHz	Fosc = 18.432 MHz			Fosc	= 11.059	92 MHz	Fosc = 8.000 MHz			
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	
300	—		_			_	_	—	_	_	—		
1200	—	_	—	—	_	—	—	—	—	—	—	—	
2400	_	_	_	—	_	_	—	_	_	2404	0.16	207	
9600	9615	0.16	129	9600	0.00	119	9600	0.00	71	9615	0.16	51	
10417	10417	0.00	119	10378	-0.37	110	10473	0.53	65	10417	0.00	47	
19.2k	19.23k	0.16	64	19.20k	0.00	59	19.20k	0.00	35	19231	0.16	25	
57.6k	56.82k	-1.36	21	57.60k	0.00	19	57.60k	0.00	11	55556	-3.55	8	
115.2k	113.64k	-1.36	10	115.2k	0.00	9	115.2k	0.00	5	—	_	_	

					SYNC	C = 0, BRGH	l = 1, BRC	616 = 0					
BAUD	Fos	c = 4.000) MHz	Fosc = 3.6864 MHz			Fos	c = 2.000) MHz	Fosc = 1.000 MHz			
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	
300	_		_	_		_	_		_	300	0.16	207	
1200	1202	0.16	207	1200	0.00	191	1202	0.16	103	1202	0.16	51	
2400	2404	0.16	103	2400	0.00	95	2404	0.16	51	2404	0.16	25	
9600	9615	0.16	25	9600	0.00	23	9615	0.16	12	_	_	_	
10417	10417	0.00	23	10473	0.53	21	10417	0.00	11	10417	0.00	5	
19.2k	19.23k	0.16	12	19.2k	0.00	11	_	_	_	—	_	_	
57.6k	—	_	_	57.60k	0.00	3	—	—	—	—	_	—	
115.2k	—	_	_	115.2k	0.00	1	_	_	_		_	_	

TABLE 12-5: BAUD RATES FOR ASYNCHRONOUS MODES (CONTINUED)

					SYNC	C = 0, BRGH	l = 0, BRG	616 = 1					
BAUD	Fosc	: = 20.00	0 MHz	Fosc = 18.432 MHz			Fosc	= 11.059	92 MHz	Fosc = 8.000 MHz			
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	
300	300.0	-0.01	4166	300.0	0.00	3839	300.0	0.00	2303	299.9	-0.02	1666	
1200	1200	-0.03	1041	1200	0.00	959	1200	0.00	575	1199	-0.08	416	
2400	2399	-0.03	520	2400	0.00	479	2400	0.00	287	2404	0.16	207	
9600	9615	0.16	129	9600	0.00	119	9600	0.00	71	9615	0.16	51	
10417	10417	0.00	119	10378	-0.37	110	10473	0.53	65	10417	0.00	47	
19.2k	19.23k	0.16	64	19.20k	0.00	59	19.20k	0.00	35	19.23k	0.16	25	
57.6k	56.818	-1.36	21	57.60k	0.00	19	57.60k	0.00	11	55556	-3.55	8	
115.2k	113.636	-1.36	10	115.2k	0.00	9	115.2k	0.00	5		_	—	

					SYNC	C = 0, BRGH	I = 0, BRC	G16 = 1					
BAUD	Fos	c = 4.000) MHz	Fosc	: = 3.686	4 MHz	Fos	c = 2.000) MHz	Fosc = 1.000 MHz			
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	
300	300.1	0.04	832	300.0	0.00	767	299.8	-0.108	416	300.5	0.16	207	
1200	1202	0.16	207	1200	0.00	191	1202	0.16	103	1202	0.16	51	
2400	2404	0.16	103	2400	0.00	95	2404	0.16	51	2404	0.16	25	
9600	9615	0.16	25	9600	0.00	23	9615	0.16	12	—	_	_	
10417	10417	0.00	23	10473	0.53	21	10417	0.00	11	10417	0.00	5	
19.2k	19.23k	0.16	12	19.20k	0.00	11	_	_	_	_	_	_	
57.6k	_	_	_	57.60k	0.00	3	_	_	_	_	_	_	
115.2k	_	_	_	115.2k	0.00	1	_	_	_	_	_	_	

				SYNC = 0	, BRGH	= 1, BRG16	= 1 or SY	′NC = 1,	BRG16 = 1	_			
BAUD	Foso	: = 20.00	0 MHz	Fosc	: = 18.43	2 MHz	Fosc	= 11.059	92 MHz	Fosc = 8.000 MHz			
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	
300	300.0	0.00	16665	300.0	0.00	15359	300.0	0.00	9215	300.0	0.00	6666	
1200	1200	-0.01	4166	1200	0.00	3839	1200	0.00	2303	1200	-0.02	1666	
2400	2400	0.02	2082	2400	0.00	1919	2400	0.00	1151	2401	0.04	832	
9600	9597	-0.03	520	9600	0.00	479	9600	0.00	287	9615	0.16	207	
10417	10417	0.00	479	10425	0.08	441	10433	0.16	264	10417	0	191	
19.2k	19.23k	0.16	259	19.20k	0.00	239	19.20k	0.00	143	19.23k	0.16	103	
57.6k	57.47k	-0.22	86	57.60k	0.00	79	57.60k	0.00	47	57.14k	-0.79	34	
115.2k	116.3k	0.94	42	115.2k	0.00	39	115.2k	0.00	23	117.6k	2.12	16	

				SYNC = 0	, BRGH	= 1, BRG16	= 1 or SΥ	/NC = 1,	BRG16 = 1				
BAUD	Fos	c = 4.000) MHz	Fosc = 3.6864 MHz			Fos	c = 2.000) MHz	Fosc = 1.000 MHz			
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	
300	300.0	0.01	3332	300.0	0.00	3071	299.9	-0.02	1666	300.1	0.04	832	
1200	1200	0.04	832	1200	0.00	767	1199	-0.08	416	1202	0.16	207	
2400	2398	0.08	416	2400	0.00	383	2404	0.16	207	2404	0.16	103	
9600	9615	0.16	103	9600	0.00	95	9615	0.16	51	9615	0.16	25	
10417	10417	0.00	95	10473	0.53	87	10417	0.00	47	10417	0.00	23	
19.2k	19.23k	0.16	51	19.20k	0.00	47	19.23k	0.16	25	19.23k	0.16	12	
57.6k	58.82k	2.12	16	57.60k	0.00	15	55.56k	-3.55	8	—	_	_	
115.2k	111.1k	-3.55	8	115.2k	0.00	7	_	_	_	_	—	—	

TABLE 12-5: BAUD RATES FOR ASYNCHRONOUS MODES (CONTINUED)

12.3.1 AUTO-BAUD DETECT

The EUSART module supports automatic detection and calibration of the baud rate.

In the Auto-Baud Detect (ABD) mode, the clock to the BRG is reversed. Rather than the BRG clocking the incoming RX signal, the RX signal is timing the BRG. The Baud Rate Generator is used to time the period of a received 55h (ASCII "U") which is the Sync character for the LIN bus. The unique feature of this character is that it has five rising edges including the Stop bit edge.

Setting the ABDEN bit of the BAUDCTL register starts the auto-baud calibration sequence (Figure 12-6). While the ABD sequence takes place, the EUSART state machine is held in Idle. On the first rising edge of the receive line, after the Start bit, the SPBRG begins counting up using the BRG counter clock as shown in Table 12-6. The fifth rising edge will occur on the RX pin at the end of the eighth bit period. At that time, an accumulated value totaling the proper BRG period is left in the SPBRGH, SPBRG register pair, the ABDEN bit is automatically cleared and the RCIF interrupt flag is set. The value in the RCREG needs to be read to clear the RCIF interrupt. RCREG content should be discarded. When calibrating for modes that do not use the SPBRGH register the user can verify that the SPBRG register did not overflow by checking for 00h in the SPBRGH register.

The BRG auto-baud clock is determined by the BRG16 and BRGH bits as shown in Table 12-6. During ABD, both the SPBRGH and SPBRG registers are used as a 16-bit counter, independent of the BRG16 bit setting. While calibrating the baud rate period, the SPBRGH and SPBRG registers are clocked at 1/8th the BRG base clock rate. The resulting byte measurement is the average bit time when clocked at full speed.

- Note 1: If the WUE bit is set with the ABDEN bit, auto-baud detection will occur on the byte <u>following</u> the Break character (see <u>Section 12.3.2</u> "Auto-Wake-up on Break").
 - It is up to the user to determine that the incoming character baud rate is within the range of the selected BRG clock source. Some combinations of oscillator frequency and EUSART baud rates are not possible.
 - During the auto-baud process, the autobaud counter starts counting at 1. Upon completion of the auto-baud sequence, to achieve maximum accuracy, subtract 1 from the SPBRGH:SPBRG register pair.

TABLE 12-6: BRG COUNTER CLOCK RATES

BRGH	BRG Base Clock	BRG ABD Clock
0	Fosc/64	Fosc/512
1	Fosc/16	Fosc/128
0	Fosc/16	Fosc/128
1	Fosc/4	Fosc/32
	BRGH 0 1 0 1 1	BRGH Clock 0 Fosc/64 1 Fosc/16 0 Fosc/16

Note: During the ABD sequence, SPBRG and SPBRGH registers are both used as a 16-bit counter, independent of BRG16 setting.

FIGURE 12-6: AUTOMATIC BAUD RATE CALIBRATION

BRG Value	XXXXh	0000h	i							XX	0	01Ch
RX pin		1 1 1 1 1	Start	Edge #1	it 1 bit 2		- Edge #3 bit 4 bi		Edge #4 t 6 bit	<u> </u>	Edge # Stop bit	
BRG Clock		huuuu	ww	huuu	സസ	ստու	ww	സസ	nnr	นุ่นเพ	; Lynnnnnu	
ABDEN bit	Set by User —	 		 						<u>`</u>	- Aut	o Cleared
RCIDL		1 1 1	1									
RCIF bit (Interrupt)		, , , ,		1 1 1					/		1 1 1 1	
Read RCREG		 		1 1 1						<u>\</u>	! : :	
SPBRG	I	- 		XXh						<u> </u>		1Ch
SPBRGH				XXh						_χ	(00h

12.3.2 AUTO-WAKE-UP ON BREAK

During Sleep mode, all clocks to the EUSART are suspended. Because of this, the Baud Rate Generator is inactive and a proper character reception cannot be performed. The Auto-Wake-up feature allows the controller to wake-up due to activity on the RX/DT line. This feature is available only in Asynchronous mode.

The Auto-Wake-up feature is enabled by setting the WUE bit of the BAUDCTL register. Once set, the normal receive sequence on RX/DT is disabled, and the EUSART remains in an Idle state, monitoring for a wake-up event independent of the CPU mode. A wake-up event consists of a high-to-low transition on the RX/DT line. (This coincides with the start of a Sync Break or a wake-up signal character for the LIN protocol.)

The EUSART module generates an RCIF interrupt coincident with the wake-up event. The interrupt is generated synchronously to the Q clocks in normal CPU operating modes (Figure 12-7), and asynchronously if the device is in Sleep mode (Figure 12-8). The interrupt condition is cleared by reading the RCREG register.

The WUE bit is automatically cleared by the low-to-high transition on the RX line at the end of the Break. This signals to the user that the Break event is over. At this point, the EUSART module is in Idle mode waiting to receive the next character.

12.3.2.1 Special Considerations

Break Character

To avoid character errors or character fragments during a wake-up event, the wake-up character must be all zeros.

When the wake-up is enabled the function works independent of the low time on the data stream. If the WUE bit is set and a valid non-zero character is received, the low time from the Start bit to the first rising edge will be interpreted as the wake-up event. The remaining bits in the character will be received as a fragmented character and subsequent characters can result in framing or overrun errors.

Therefore, the initial character in the transmission must be all '0's. This must be ten or more bit times, 13-bit times recommended for LIN bus, or any number of bit times for standard RS-232 devices.

Oscillator Startup Time


Oscillator start-up time must be considered, especially in applications using oscillators with longer start-up intervals (i.e., LP, XT or HS/PLL mode). The Sync Break (or wake-up signal) character must be of sufficient length, and be followed by a sufficient interval, to allow enough time for the selected oscillator to start and provide proper initialization of the EUSART.


WUE Bit

The wake-up event causes a receive interrupt by setting the RCIF bit. The WUE bit is cleared in hardware by a rising edge on RX/DT. The interrupt condition is then cleared in software by reading the RCREG register and discarding its contents.

To ensure that no actual data is lost, check the RCIDL bit to verify that a receive operation is not in process before setting the WUE bit. If a receive operation is not occurring, the WUE bit may then be set just prior to entering the Sleep mode.

FIGURE 12-7: AUTO-WAKE-UP BIT (WUE) TIMING DURING NORMAL OPERATION





2: The EUSART remains in Idle while the WUE bit is set.

12.3.3 BREAK CHARACTER SEQUENCE

The EUSART module has the capability of sending the special Break character sequences that are required by the LIN bus standard. A Break character consists of a Start bit, followed by 12 '0' bits and a Stop bit.

To send a Break character, set the SENDB and TXEN bits of the TXSTA register. The Break character transmission is then initiated by a write to the TXREG. The value of data written to TXREG will be ignored and all '0's will be transmitted.

The SENDB bit is automatically reset by hardware after the corresponding Stop bit is sent. This allows the user to preload the transmit FIFO with the next transmit byte following the Break character (typically, the Sync character in the LIN specification).

The TRMT bit of the TXSTA register indicates when the transmit operation is active or Idle, just as it does during normal transmission. See Figure 12-9 for the timing of the Break character sequence.

12.3.3.1 Break and Sync Transmit Sequence

The following sequence will start a message frame header made up of a Break, followed by an auto-baud Sync byte. This sequence is typical of a LIN bus master.

- 1. Configure the EUSART for the desired mode.
- 2. Set the TXEN and SENDB bits to enable the Break sequence.
- 3. Load the TXREG with a dummy character to initiate transmission (the value is ignored).
- 4. Write '55h' to TXREG to load the Sync character into the transmit FIFO buffer.
- 5. After the Break has been sent, the SENDB bit is reset by hardware and the Sync character is then transmitted.

When the TXREG becomes empty, as indicated by the TXIF, the next data byte can be written to TXREG.

12.3.4 RECEIVING A BREAK CHARACTER

The Enhanced EUSART module can receive a Break character in two ways.


The first method to detect a Break character uses the FERR bit of the RCSTA register and the Received data as indicated by RCREG. The Baud Rate Generator is assumed to have been initialized to the expected baud rate.

A Break character has been received when;

- RCIF bit is set
- FERR bit is set
- RCREG = 00h

The second method uses the Auto-Wake-up feature described in **Section 12.3.2** "Auto-Wake-up on **Break**". By enabling this feature, the EUSART will sample the next two transitions on RX/DT, cause an RCIF interrupt, and receive the next data byte followed by another interrupt.

Note that following a Break character, the user will typically want to enable the Auto-Baud Detect feature. For both methods, the user can set the ABDEN bit of the BAUDCTL register before placing the EUSART in Sleep mode.



12.4 EUSART Synchronous Mode

Synchronous serial communications are typically used in systems with a single master and one or more slaves. The master device contains the necessary circuitry for baud rate generation and supplies the clock for all devices in the system. Slave devices can take advantage of the master clock by eliminating the internal clock generation circuitry.

There are two signal lines in Synchronous mode: a bidirectional data line and a clock line. Slaves use the external clock supplied by the master to shift the serial data into and out of their respective receive and transmit shift registers. Since the data line is bidirectional, synchronous operation is half-duplex only. Half-duplex refers to the fact that master and slave devices can receive and transmit data but not both simultaneously. The EUSART can operate as either a master or slave device.

Start and Stop bits are not used in synchronous transmissions.

12.4.1 SYNCHRONOUS MASTER MODE

The following bits are used to configure the EUSART for Synchronous Master operation:

- SYNC = 1
- CSRC = 1
- SREN = 0 (for transmit); SREN = 1 (for receive)
- CREN = 0 (for transmit); CREN = 1 (for receive)
- SPEN = 1

Setting the SYNC bit of the TXSTA register configures the device for synchronous operation. Setting the CSRC bit of the TXSTA register configures the device as a master. Clearing the SREN and CREN bits of the RCSTA register ensures that the device is in the Transmit mode, otherwise the device will be configured to receive. Setting the SPEN bit of the RCSTA register enables the EUSART. If the RX/DT or TX/CK pins are shared with an analog peripheral the analog I/O functions must be disabled by clearing the corresponding ANSEL bits.

12.4.1.1 Master Clock

Synchronous data transfers use a separate clock line, which is synchronous with the data. A device configured as a master transmits the clock on the TX/CK line. The TX/CK pin output driver is automatically enabled when the EUSART is configured for synchronous transmit or receive operation. Serial data bits change on the leading edge to ensure they are valid at the trailing edge of each clock. One clock cycle is generated for each data bit. Only as many clock cycles are generated as there are data bits.

12.4.1.2 Clock Polarity

A clock polarity option is provided for Microwire compatibility. Clock polarity is selected with the SCKP bit of the BAUDCTL register. Setting the SCKP bit sets the clock Idle state as high. When the SCKP bit is set, the data changes on the falling edge of each clock. Clearing the SCKP bit sets the Idle state as low. When the SCKP bit is cleared, the data changes on the rising edge of each clock.

12.4.1.3 Synchronous Master Transmission

Data is transferred out of the device on the RX/DT pin. The RX/DT and TX/CK pin output drivers are automatically enabled when the EUSART is configured for synchronous master transmit operation.


A transmission is initiated by writing a character to the TXREG register. If the TSR still contains all or part of a previous character the new character data is held in the TXREG until the last bit of the previous character has been transmitted. If this is the first character, or the previous character has been completely flushed from the TSR, the data in the TXREG is immediately transferred to the TSR. The transmission of the character commences immediately following the transfer of the data to the TSR from the TXREG.

Each data bit changes on the leading edge of the master clock and remains valid until the subsequent leading clock edge.

Note:	The TSR register is not mapped in data
	memory, so it is not available to the user.

12.4.1.4 Synchronous Master Transmission Set-up:

- Initialize the SPBRGH, SPBRG register pair and the BRGH and BRG16 bits to achieve the desired baud rate (see Section 12.3 "EUSART Baud Rate Generator (BRG)").
- 2. Enable the synchronous master serial port by setting bits SYNC, SPEN, and CSRC.
- 3. Disable Receive mode by clearing bits SREN and CREN.
- 4. Enable Transmit mode by setting the TXEN bit.
- 5. If 9-bit transmission is desired, set the TX9 bit.
- 6. If interrupts are desired, set the TXIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- 7. If 9-bit transmission is selected, the ninth bit should be loaded in the TX9D bit.
- 8. Start transmission by loading data to the TXREG register.








TABLE 12-7: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER TRANSMISSION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
BAUDCTL	ABDOVF	RCIDL	_	SCKP	BRG16	_	WUE	ABDEN	01-0 0-00	01-0 0-00
INTCON	GIE	PEIE	TOIE	INTE	RABIE	T0IF	INTF	RABIF	0000 000x	0000 000x
PIE1	_	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	-000 0000	-000 0000
PIR1	_	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	-000 0000	-000 0000
RCREG	EUSART F	EUSART Receive Data Register								0000 0000
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	0000 000x
SPBRG	BRG7	BRG6	BRG5	BRG4	BRG3	BRG2	BRG1	BRG0	0000 0000	0000 0000
SPBRGH	BRG15	BRG14	BRG13	BRG12	BRG11	BRG10	BRG9	BRG8	0000 0000	0000 0000
TRISB	TRISB7	TRISB6	TRISB5	TRISB4					1111	1111
TXREG	EUSART Transmit Data Register								0000 0000	0000 0000
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	0000 0010	0000 0010
Logond:	and								Montor Tropon	ningion

Legend: x = unknown, - = unimplemented read as '0'. Shaded cells are not used for Synchronous Master Transmission.

12.4.1.5 Synchronous Master Reception

Data is received at the RX/DT pin. The RX/DT pin output driver is automatically disabled when the EUSART is configured for synchronous master receive operation.

In Synchronous mode, reception is enabled by setting either the Single Receive Enable bit (SREN of the RCSTA register) or the Continuous Receive Enable bit (CREN of the RCSTA register).

When SREN is set and CREN is clear, only as many clock cycles are generated as there are data bits in a single character. The SREN bit is automatically cleared at the completion of one character. When CREN is set, clocks are continuously generated until CREN is cleared. If CREN is cleared in the middle of a character the CK clock stops immediately and the partial character is discarded. If SREN and CREN are both set, then SREN is cleared at the completion of the first character and CREN takes precedence.

To initiate reception, set either SREN or CREN. Data is sampled at the RX/DT pin on the trailing edge of the TX/CK clock pin and is shifted into the Receive Shift Register (RSR). When a complete character is received into the RSR, the RCIF bit is set and the character is automatically transferred to the two character receive FIFO. The Least Significant eight bits of the top character in the receive FIFO are available in RCREG. The RCIF bit remains set as long as there are un-read characters in the receive FIFO.

12.4.1.6 Slave Clock

Synchronous data transfers use a separate clock line, which is synchronous with the data. A device configured as a slave receives the clock on the TX/CK line. The TX/ CK pin output driver is automatically disabled when the device is configured for synchronous slave transmit or receive operation. Serial data bits change on the leading edge to ensure they are valid at the trailing edge of each clock. One data bit is transferred for each clock cycle. Only as many clock cycles should be received as there are data bits.

12.4.1.7 Receive Overrun Error

The receive FIFO buffer can hold two characters. An overrun error will be generated if a third character, in its entirety, is received before RCREG is read to access the FIFO. When this happens the OERR bit of the RCSTA register is set. Previous data in the FIFO will not be overwritten. The two characters in the FIFO buffer can be read, however, no additional characters will be received until the error is cleared. The OERR bit can only be cleared by clearing the overrun condition. If the overrun error occurred when the SREN bit is set and CREN is clear then the error is cleared by reading RCREG. If the overrun occurred when the CREN bit is set then the error condition is cleared by either clearing the CREN bit of the RCSTA register or by clearing the SPEN bit which resets the EUSART.

12.4.1.8 Receiving 9-bit Characters

The EUSART supports 9-bit character reception. When the RX9 bit of the RCSTA register is set the EUSART will shift 9-bits into the RSR for each character received. The RX9D bit of the RCSTA register is the ninth, and Most Significant, data bit of the top unread character in the receive FIFO. When reading 9-bit data from the receive FIFO buffer, the RX9D data bit must be read before reading the eight Least Significant bits from the RCREG.

12.4.1.9 Synchronous Master Reception Setup:

- 1. Initialize the SPBRGH, SPBRG register pair for the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate.
- 2. Enable the synchronous master serial port by setting bits SYNC, SPEN and CSRC.
- 3. Ensure bits CREN and SREN are clear.
- 4. If interrupts are desired, set the RCIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- 5. If 9-bit reception is desired, set bit RX9.
- 6. Start reception by setting the SREN bit or for continuous reception, set the CREN bit.
- 7. Interrupt flag bit RCIF will be set when reception of a character is complete. An interrupt will be generated if the enable bit RCIE was set.
- 8. Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 9. Read the 8-bit received data by reading the RCREG register.
- 10. If an overrun error occurs, clear the error by either clearing the CREN bit of the RCSTA register or by clearing the SPEN bit which resets the EUSART.

FIGURE 12-12	: SYNCHRONOUS RECEPTION (MASTER MODE, SREN)
RX/DT pin TX/CK pin (SCKP = 0)	bit 0 bit 2 bit 3 bit 4 bit 5 bit 6 bit 7
TX/CK pin (SCKP = 1) Write to bit SREN	
SREN bit	ʻ0'
RCIF bit (Interrupt) ——— Read	
RXREG	g diagram demonstrates Sync Master mode with bit SREN = 1 and bit BRGH = 0.

TABLE 12-8: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER RECEPTION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
BAUDCTL	ABDOVF	RCIDL		SCKP	BRG16		WUE	ABDEN	01-0 0-00	01-0 0-00
INTCON	GIE	PEIE	TOIE	INTE	RABIE	T0IF	INTF	RABIF	x000 000x	0000 000x
PIE1	_	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	-000 0000	-000 0000
PIR1	_	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	-000 0000	-000 0000
RCREG	EUSART F	Receive Da	ta Register						0000 0000	0000 0000
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	0000 000x
SPBRG	BRG7	BRG6	BRG5	BRG4	BRG3	BRG2	BRG1	BRG0	0000 0000	0000 0000
SPBRGH	BRG15	BRG14	BRG13	BRG12	BRG11	BRG10	BRG9	BRG8	0000 0000	0000 0000
TRISB	TRISB7	TRISB6	TRISB5	TRISB4					1111	1111
TXREG	EUSART 1	EUSART Transmit Data Register							0000 0000	0000 0000
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	0000 0010	0000 0010

Legend: x = unknown, - = unimplemented read as '0'. Shaded cells are not used for Synchronous Master Reception.

12.4.2 SYNCHRONOUS SLAVE MODE

The following bits are used to configure the EUSART for Synchronous slave operation:

- SYNC = 1
- CSRC = 0
- SREN = 0 (for transmit); SREN = 1 (for receive)
- CREN = 0 (for transmit); CREN = 1 (for receive)
- SPEN = 1

Setting the SYNC bit of the TXSTA register configures the device for synchronous operation. Clearing the CSRC bit of the TXSTA register configures the device as a slave. Clearing the SREN and CREN bits of the RCSTA register ensures that the device is in the Transmit mode, otherwise the device will be configured to receive. Setting the SPEN bit of the RCSTA register enables the EUSART. If the RX/DT or TX/CK pins are shared with an analog peripheral the analog I/O functions must be disabled by clearing the corresponding ANSEL bits.

12.4.2.1 EUSART Synchronous Slave Transmit

The operation of the Synchronous Master and Slave modes are identical (see Section 12.4.1.3 "Synchronous Master Transmission"), except in the case of the Sleep mode. If two words are written to the TXREG and then the SLEEP instruction is executed, the following will occur:

- 1. The first character will immediately transfer to the TSR register and transmit.
- 2. The second word will remain in TXREG register.
- 3. The TXIF bit will not be set.
- 4. After the first character has been shifted out of TSR, the TXREG register will transfer the second character to the TSR and the TXIF bit will now be set.
- 5. If the PEIE and TXIE bits are set, the interrupt will wake the device from Sleep and execute the next instruction. If the GIE bit is also set, the program will call the Interrupt Service Routine.
- 12.4.2.2 Synchronous Slave Transmission Set-up:
- 1. Set the SYNC and SPEN bits and clear the CSRC bit.
- 2. Clear the CREN and SREN bits.
- If interrupts are desired, set the TXIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- 4. If 9-bit transmission is desired, set the TX9 bit.
- 5. Enable transmission by setting the TXEN bit.
- 6. If 9-bit transmission is selected, insert the Most Significant bit into the TX9D bit.
- 7. Start transmission by writing the Least Significant eight bits to the TXREG register.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
BAUDCTL	ABDOVF	RCIDL	—	SCKP	BRG16	—	WUE	ABDEN	01-0 0-00	01-0 0-00
INTCON	GIE	PEIE	TOIE	INTE	RABIE	T0IF	INTF	RABIF	0000 000x	0000 000x
PIE1	_	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	-000 0000	-000 0000
PIR1	—	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	-000 0000	-000 0000
RCREG	EUSART F	ISART Receive Data Register								0000 0000
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	0000 000x
SPBRG	BRG7	BRG6	BRG5	BRG4	BRG3	BRG2	BRG1	BRG0	0000 0000	0000 0000
SPBRGH	BRG15	BRG14	BRG13	BRG12	BRG11	BRG10	BRG9	BRG8	0000 0000	0000 0000
TRISB	TRISB7	TRISB6	TRISB5	TRISB4					1111	1111
TXREG	EUSART	Fransmit Da	ata Register	r					0000 0000	0000 0000
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	0000 0010	0000 0010

TABLE 12-9: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE TRANSMISSION

Legend: x = unknown, - = unimplemented read as '0'. Shaded cells are not used for Synchronous Slave Transmission.

12.4.2.3 EUSART Synchronous Slave Reception

The operation of the Synchronous Master and Slave modes is identical (Section 12.4.1.5 "Synchronous Master Reception"), with the following exceptions:

- Sleep
- CREN bit is always set, therefore the receiver is never Idle
- SREN bit, which is a "don't care" in Slave mode

A character may be received while in Sleep mode by setting the CREN bit prior to entering Sleep. Once the word is received, the RSR register will transfer the data to the RCREG register. If the RCIE enable bit is set, the interrupt generated will wake the device from Sleep and execute the next instruction. If the GIE bit is also set, the program will branch to the interrupt vector.

- 12.4.2.4 Synchronous Slave Reception Setup:
- 1. Set the SYNC and SPEN bits and clear the CSRC bit.
- If interrupts are desired, set the RCIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- 3. If 9-bit reception is desired, set the RX9 bit.
- 4. Set the CREN bit to enable reception.
- The RCIF bit will be set when reception is complete. An interrupt will be generated if the RCIE bit was set.
- 6. If 9-bit mode is enabled, retrieve the Most Significant bit from the RX9D bit of the RCSTA register.
- 7. Retrieve the eight Least Significant bits from the receive FIFO by reading the RCREG register.
- 8. If an overrun error occurs, clear the error by either clearing the CREN bit of the RCSTA register or by clearing the SPEN bit which resets the EUSART.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
BAUDCTL	ABDOVF	RCIDL	—	SCKP	BRG16	—	WUE	ABDEN	01-0 0-00	01-0 0-00
INTCON	GIE	PEIE	TOIE	INTE	RABIE	T0IF	INTF	RABIF	x000 000x	0000 000x
PIE1	—	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	-000 0000	-000 0000
PIR1	—	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	-000 0000	-000 0000
RCREG	EUSART F	Receive Da	ta Register						0000 0000	0000 0000
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	x000 000x	0000 000x
SPBRG	BRG7	BRG6	BRG5	BRG4	BRG3	BRG2	BRG1	BRG0	0000 0000	0000 0000
SPBRGH	BRG15	BRG14	BRG13	BRG12	BRG11	BRG10	BRG9	BRG8	0000 0000	0000 0000
TRISB	TRISB7	TRISB6	TRISB5	TRISB4					1111	1111
TXREG	EUSART	Fransmit Da	ata Register	ſ					0000 0000	0000 0000
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	0000 0010	0000 0010

TABLE 12-10: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE RECEPTION

Legend: x = unknown, - = unimplemented read as '0'. Shaded cells are not used for Synchronous Slave Reception.

12.5 EUSART Operation During Sleep

The EUSART WILL remain active during Sleep only in the Synchronous Slave mode. All other modes require the system clock and therefore cannot generate the necessary signals to run the Transmit or Receive Shift registers during Sleep.

Synchronous Slave mode uses an externally generated clock to run the Transmit and Receive Shift registers.

12.5.1 SYNCHRONOUS RECEIVE DURING SLEEP

To receive during Sleep, all the following conditions must be met before entering Sleep mode:

- RCSTA and TXSTA Control registers must be configured for Synchronous Slave Reception (see Section 12.4.2.4 "Synchronous Slave Reception Set-up:").
- If interrupts are desired, set the RCIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- The RCIF interrupt flag must be cleared by reading RCREG to unload any pending characters in the receive buffer.

Upon entering Sleep mode, the device will be ready to accept data and clocks on the RX/DT and TX/CK pins, respectively. When the data word has been completely clocked in by the external device, the RCIF interrupt flag bit of the PIR1 register will be set. Thereby, waking the processor from Sleep.

Upon waking from Sleep, the instruction following the SLEEP instruction will be executed. If the GIE Global Interrupt Enable bit of the INTCON register is also set, then the Interrupt Service Routine at address 004h will be called.

12.5.2 SYNCHRONOUS TRANSMIT DURING SLEEP

To transmit during Sleep, all the following conditions must be met before entering Sleep mode:

- RCSTA and TXSTA Control registers must be configured for Synchronous Slave Transmission (see Section 12.4.2.2 "Synchronous Slave Transmission Set-up:").
- The TXIF interrupt flag must be cleared by writing the output data to the TXREG, thereby filling the TSR and transmit buffer.
- If interrupts are desired, set the TXIE bit of the PIE1 register and the PEIE bit of the INTCON register.
- Interrupt enable bits TXIE of the PIE1 register and PEIE of the INTCON register must set.

Upon entering Sleep mode, the device will be ready to accept clocks on TX/CK pin and transmit data on the RX/DT pin. When the data word in the TSR has been completely clocked out by the external device, the pending byte in the TXREG will transfer to the TSR and the TXIF flag will be set. Thereby, waking the processor from Sleep. At this point, the TXREG is available to accept another character for transmission, which will clear the TXIF flag.

Upon waking from Sleep, the instruction following the SLEEP instruction will be executed. If the GIE Global Interrupt Enable bit is also set then the Interrupt Service Routine at address 0004h will be called.

13.0 SSP MODULE OVERVIEW

The Synchronous Serial Port (SSP) module is a serial interface used to communicate with other peripheral or microcontroller devices. These peripheral devices may be serial EEPROMs, shift registers, display drivers, A/D converters, etc. The SSP module can operate in one of two modes:

- Serial Peripheral Interface (SPI)
- Inter-Integrated Circuit (I²C[™])

Refer to Application Note AN578, "Use of the SSP Module in the Multi-Master Environment" (DS00578).

13.1 SPI Mode

This section contains register definitions and operational characteristics of the SPI module.

The SPI mode allows eight bits of data to be synchronously transmitted and received simultaneously. To accomplish communication, typically three pins are used:


- Serial Data Out (SDO)
- Serial Data In (SDI)
- Serial Clock (SCK)

Additionally, a fourth pin may be used when in a Slave mode of operation:

- Slave Select (SS)
 - Note 1: When the SPI is in Slave mode with SS pin control enabled (SSPM<3:0> bits of the SSPCON register = 0100), the SPI module will reset if the SS pin is set to VDD.
 - **2:** If the SPI is used in Slave mode with CKE = 1, then the \overline{SS} pin control must be enabled.
 - 3: When the SPI is in Slave mode with SS pin control enabled (SSPM<3:0> bits of the SSPCON register = 0100), the state of the SS pin can affect the state read back from the TRISC<4> bit. The peripheral OE signal from the SSP module into PORTC controls the state that is read back from the TRISC<4> bit "Electrical (see Section 17.0 Specifications" for information on lf read-write-modify PORTC). instructions, such as BSF, are performed on the TRISC register while the \overline{SS} pin is high, this will cause the TRISC<7> bit to be set, thus disabling the SDO output.

FIGURE 13-1: S

SSP BLOCK DIAGRAM (SPI MODE)



REGISTER 13-1: SSPSTAT: SYNC SERIAL PORT STATUS REGISTER⁽¹⁾

R/W-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0
SMP	CKE	D/A	Р	S	R/W	UA	BF
bit 7							bit C
Legend:							
R = Readable bit	t	W = Writable bit	İ	U = Unimplem	ented bit, read a	s '0'	
-n = Value at PO	R	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkno	wn
bit 7	SPI Master mod 1 = Input data s 0 = Input data s SPI Slave mode SMP must be c l^2C^{TM} mode:	sampled at end of sampled at middle	f data output ti e of data outpu is used in Sla	ut time (Microwire	9)		
bit 6	$\frac{\text{SPI mode, CKF}}{1 = \text{Data transm}}$ $0 = \text{Data transm}$ $\frac{\text{SPI mode, CKF}}{1 = \text{Data transm}}$ $0 = \text{Data transm}$ $\frac{1^2\text{C mode;}}{1 = \text{C} \text{C}}$	nitted on rising eo	dge of SCK (M dge of SCK dge of SCK (N dge of SCK				
bit 5	1 = Indicates th	DRESS bit (I ² C m nat the last byte re nat the last byte re	eceived or trar				
bit 4	 P: Stop bit (I²C mode only) This bit is cleared when the SSP module is disabled, or when the Start bit is detected last. SSPEN is cleared. 1 = Indicates that a Stop bit has been detected last (this bit is '0' on Reset) 0 = Stop bit was not detected last 						
bit 3	 S: Start bit (I²C mode only) This bit is cleared when the SSP module is disabled, or when the Stop bit is detected last. SSPEN is cleared. 1 = Indicates that a Start bit has been detected last (this bit is '0' on Reset) 0 = Start bit was not detected last 						
bit 2	This bit holds th	RITE bit Informati ne R/W bit informa t bit, Stop bit or A	tion following		match. This bit is	only valid from the	address match
bit 1	1 = Indicates th	dress bit (10-bit l nat the user needs bes not need to be	s to update the		SSPADD register		
bit 0	$0 = \text{Receive no}$ $\frac{\text{Transmit (I}^2 \text{C m})}{1 = \text{Transmit in}}$	<u>nd I²C modes):</u> mplete, SSPBUF t complete, SSPE	3UF is empty JF is full				
		89/PIC16F690 or	•				

2: Does not update if receive was ignored.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
WCOL	SSPOV	SSPEN	CKP	SSPM3 ⁽²⁾	SSPM2 ⁽²⁾	SSPM1 ⁽²⁾	SSPM0 ⁽²⁾
bit 7							bit (
Legend:							
R = Readable	e bit	W = Writable b	it	U = Unimplem	ented bit, read as	· 'O'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	red	x = Bit is unkno	wn
bit 7		Collision Detect b BUF register is wr on		still transmitting th	e previous word (must be cleared in	n software)
bit 6	 SSPOV: Receive Overflow Indicator bit In SPI mode: 1 = A new byte is received while the SSPBUF register is still holding the previous data. In case of ow data in SSPSR is lost. Overflow can only occur in Slave mode. The user must read the SSPBUF, et transmitting data, to avoid setting overflow. In Master mode, the overflow bit is not set since each n tion (and transmission) is initiated by writing to the SSPBUF register. 0 = No overflow In I²CTM mode: 1 = A byte is received while the SSPBUF register is still holding the previous byte. SSPOV is a "do Transmit mode. SSPOV must be cleared in software in either mode. 0 = No overflow 						UF, even if only ach new recep
bit 5	SSPEN : Syncl In <u>SPI mode</u> : 1 = Enables se0 = Disables sIn I2C mode: $1 = Enables th0 = Disables s$	hronous Serial Po erial port and con erial port and cor ne serial port and erial port and cor , when enabled, t	figures SCK, S figures these p configures the figures these p	oins as I/O port pi SDA and SCL pin bins as I/O port pi	ns ns as serial port p ns		
bit 4	CKP : Clock Point In SPI mode: 1 = Idle state for 0 = Idle state for In I ² C mode: SCK release of 1 = Enable clo	olarity Select bit or clock is a high or clock is a low I control	level (Microwin evel (Microwine	e default) e alternate)			
bit 3-0	SSPM<3:0>: S 0000 = SPI M 0001 = SPI M 0010 = SPI M 0010 = SPI M 0100 = SPI SI 0101 = SPI SI 0101 = I ² C SI 0000 = Reser 1001 = Load S 1010 = Reser 1011 = I ² C Fir 1100 = Reser 1011 = Reser 1011 = Reser	Synchronous Seri aster mode, clock aster mode, clock aster mode, clock ave mode, clock ave mode, clock ave mode, clock ave mode, 10-bit ved SSPMSK register ved mware Controlled ved ave mode, 7-bit a	al Port Mode S a = Fosc/4 a = Fosc/16 a = Fosc/64 a = TMR2 outpr = SCK pin. <u>SS</u> = SCK pin. <u>SS</u> ddress address at SSPADD Si d Master mode ddress with Sta	elect bits ut/2 pin control enabl pin control disabl FR address ⁽²⁾ (slave IDLE) art and Stop bit in	ed. led. SS can be us terrupts enabled		

REGISTER 13-2: SSPCON: SYNC SERIAL PORT CONTROL REGISTER⁽¹⁾

2: When this mode is selected, any reads or writes to the SSPADD SFR address actually accesses the SSPMSK register.

13.2 Operation

When initializing the SPI, several options need to be specified. This is done by programming the appropriate control bits (SSPCON<5:0> and SSPSTAT<7:6>). These control bits allow the following to be specified:

- Master mode (SCK is the clock output)
- Slave mode (SCK is the clock input)
- Clock Polarity (Idle state of SCK)
- Data Input Sample Phase (middle or end of data output time)
- Clock Edge (output data on rising/falling edge of SCK)
- Clock Rate (Master mode only)
- Slave Select mode (Slave mode only)

The SSP consists of a transmit/receive shift register (SSPSR) and a buffer register (SSPBUF). The SSPSR shifts the data in and out of the device, MSb first. The SSPBUF holds the data that was written to the SSPSR until the received data is ready. Once the eight bits of data have been received, that byte is moved to the SSPBUF register. Then, the Buffer Full Status bit BF of the SSPSTAT register, and the interrupt flag bit SSPIF, are set. This double-buffering of the received data (SSPBUF) allows the next byte to start reception before reading the data that was just received. Any write to the SSPBUF register during transmission/reception of data will be ignored and the Write Collision Detect bit, WCOL of the SSPCON register, will be set. User software must clear the WCOL bit so that it can be determined if the following write(s) to the SSPBUF register completed successfully.

When the application software is expecting to receive valid data, the SSPBUF should be read before the next byte of data to transfer is written to the SSPBUF. Buffer Full bit BF of the SSPSTAT register indicates when SSPBUF has been loaded with the received data (transmission is complete). When the SSPBUF is read, the BF bit is cleared. This data may be irrelevant if the SPI is only a transmitter. Generally, the SSP interrupt is used to determine when the transmission/reception has completed. The SSPBUF must be read and/or written. If the interrupt method is not going to be used, then software polling can be done to ensure that a write collision does not occur. Example 13-1 shows the loading of the SSPBUF (SSPSR) for data transmission.

The SSPSR is not directly readable or writable and can only be accessed by addressing the SSPBUF register. Additionally, the SSP Status register (SSPSTAT) indicates the various status conditions.

EXAMPLE 13-1:	LOADING THE SSPBUF	(SSPSR) REGISTER

	BSF	STATUS, RPO	;Bank 1
	BCF	STATUS, RP1	;
LOOP	BTFSS	SSPSTAT, BF	;Has data been received(transmit complete)?
	GOTO	LOOP	;No
	BCF	STATUS, RPO	;Bank 0
	MOVF	SSPBUF, W	;WREG reg = contents of SSPBUF
	MOVWF	RXDATA	;Save in user RAM, if data is meaningful
	MOVF	TXDATA, W	;W reg = contents of TXDATA
	MOVWF	SSPBUF	;New data to xmit

13.3 Enabling SPI I/O

To enable the serial port, SSP Enable bit SSPEN of the SSPCON register must be set. To reset or reconfigure SPI mode, clear the SSPEN bit, re-initialize the SSPCON registers and then set the SSPEN bit. This configures the SDI, SDO, SCK and SS pins as serial port pins. For the pins to behave as the serial port function, some must have their data direction bits (in the TRISB and TRISC registers) appropriately programmed. That is:

- SDI is automatically controlled by the SPI module
- SDO must have TRISC<7> bit cleared
- SCK (Master mode) must have TRISB<6> bit cleared
- SCK (Slave mode) must have TRISB<6> bit set
- SS must have TRISC<6> bit set

Any serial port function that is not desired may be overridden by programming the corresponding data direction (TRISB and TRISC) registers to the opposite value.

13.4 Typical Connection

Figure 13-2 shows a typical connection between two microcontrollers. The master controller (Processor 1) initiates the data transfer by sending the SCK signal. Data is shifted out of both shift registers on their programmed clock edge and latched on the opposite edge of the clock. Both processors should be programmed to the same Clock Polarity (CKP), then both controllers would send and receive data at the same time. Whether the data is meaningful (or dummy data) depends on the application software. This leads to three scenarios for data transmission:

- Master sends data Slave sends dummy data
- Master sends data Slave sends data
- Master sends dummy data Slave sends data




FIGURE 13-2: SPI MASTER/SLAVE CONNECTION

13.5 Master Mode

The master can initiate the data transfer at any time because it controls the SCK. The master determines when the slave (Processor 2, Figure 13-2) is to broadcast data by the software protocol.

In Master mode, the data is transmitted/received as soon as the SSPBUF register is written to. If the SPI is only going to receive, the SDO output could be disabled (programmed as an input). The SSPSR register will continue to shift in the signal present on the SDI pin at the programmed clock rate. As each byte is received, it will be loaded into the SSPBUF register as if a normal received byte (interrupts and Status bits appropriately set). This could be useful in receiver applications as a Line Activity Monitor mode. The clock polarity is selected by appropriately programming the CKP bit of the SSPCON register. This then, would give waveforms for SPI communication as shown in Figure 13-3, Figure 13-5 and Figure 13-6, where the MSB is transmitted first. In Master mode, the SPI clock rate (bit rate) is user programmable to be one of the following:

- Fosc/4 (or Tcy)
- Fosc/16 (or 4 Tcy)
- Fosc/64 (or 16 Tcy)
- Timer2 output/2 (No SSP module, PIC16F690 only)

Figure 13-3 shows the waveforms for Master mode. When the CKE bit is set, the SDO data is valid before there is a clock edge on SCK. The change of the input sample is shown based on the state of the SMP bit. The time when the SSPBUF is loaded with the received data is shown.




FIGURE 13-3: SPI MODE WAVEFORM (MASTER MODE)

13.6 Slave Mode

In Slave mode, the data is transmitted and received as the external clock pulses appear on SCK. When the last bit is latched, the SSPIF interrupt flag bit is set.

While in Slave mode, the external clock is supplied by the external clock source on the SCK pin. This external clock must meet the minimum high and low times as specified in the electrical specifications.

While in Sleep mode, the slave can transmit/receive data. When a byte is received, the device will wake-up from Sleep.

13.7 Slave Select Synchronization

The \overline{SS} pin allows a Synchronous Slave mode. The SPI must be in Slave mode with \overline{SS} pin control enabled (SSPCON<3:0> = 04h). The pin must not be driven low for the \overline{SS} pin to function as an input. The data latch must be high. When the \overline{SS} pin is low, transmission and reception are enabled and the SDO pin is driven. When the \overline{SS} pin goes high, the SDO pin is no longer driven,

even if in the middle of a transmitted byte, and becomes a floating output. External pull-up/pull-down resistors may be desirable, depending on the application.

- Note 1: When the SPI is in Slave mode with \overline{SS} pin control enabled (SSPCON<3:0> = 0100), the SPI module will reset if the \overline{SS} pin is set to VDD.
 - 2: If the SPI is used in Slave Mode with CKE set, then the SS pin control must be enabled.

When the SPI module resets, the bit counter is forced to '0'. This can be done by either forcing the \overline{SS} pin to a high level or clearing the SSPEN bit.

To emulate two-wire communication, the SDO pin can be connected to the SDI pin. When the SPI needs to operate as a receiver, the SDO pin can be configured as an input. This disables transmissions from the SDO. The SDI can always be left as an input (SDI function) since it cannot create a bus conflict.




FIGURE 13-4: SLAVE SYNCHRONIZATION WAVEFORM





FIGURE 13-6: SPI MODE WAVEFORM (SLAVE MODE WITH CKE = 1)



13.8 Sleep Operation

In Master mode, all module clocks are halted and the transmission/reception will remain in that state until the device wakes from Sleep. After the device returns to Normal mode, the module will continue to transmit/ receive data.

In Slave mode, the SPI Transmit/Receive Shift register operates asynchronously to the device. This allows the device to be placed in Sleep mode and data to be shifted into the SPI Transmit/Receive Shift register. When all eight bits have been received, the SSP interrupt flag bit will be set and if enabled, will wake the device from Sleep.

13.9 Effects of a Reset

A Reset disables the SSP module and terminates the current transfer.

13.10 Bus Mode Compatibility

Table 13-1shows the compatibility between thestandard SPI modes and the states of the CKP andCKE control bits.

TABLE 13-1: SPI BUS MODES

Standard SPI Mode	Control Bits State				
Terminology	СКР	CKE			
0,0	0	1			
0,1	0	0			
1,0	1	1			
1,1	1	0			

There is also a SMP bit which controls when the data is sampled.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
0Bh/8Bh/ 10Bh/18Bh	INTCON	GIE	PEIE	TOIE	INTE	RABIE	TOIF	INTF	RABIF	0000 000x	0000 000x
0Ch	PIR1	—	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	-000 0000	-000 0000
13h	SSPBUF	Synchrono	ous Serial Po	ort Receive	Buffer/Trans	smit Registe	r			xxxx xxxx	uuuu uuuu
14h	SSPCON	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 0000
86h/186h	TRISB	TRISB7	TRISB6	TRISB5	TRISB4	_	_	_	_	1111	1111
87h/187h	TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	1111 1111	1111 1111
8Ch	PIE1	—	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	-000 0000	-000 0000
94h	SSPSTAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	0000 0000	0000 0000

TABLE 13-2: REGISTERS ASSOCIATED WITH SPI OPERATION⁽¹⁾

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the SSP in SPI mode.
 Note 1: PIC16F677/PIC16F689/PIC16F689/PIC16F690 only.


13.11 SSP I²C Operation

The SSP module in l^2 C mode, fully implements all slave functions, except general call support, and provides interrupts on Start and Stop bits in hardware to facilitate firmware implementations of the master functions. The SSP module implements the Standard mode specifications, as well as 7-bit and 10-bit addressing.

Two pins are used for data transfer. These are the RB6/ SCK/SCL pin, which is the clock (SCL), and the RB4/ AN10/SDI/SDA pin, which is the data (SDA).

The SSP module functions are enabled by setting SSP enable bit SSPEN (SSPCON<5>).

FIGURE 13-7: SSP BLOCK DIAGRAM (I²C™ MODE)



The SSP module has six registers for the I^2C operation, which are listed below.

- SSP Control register (SSPCON)
- SSP Status register (SSPSTAT)
- Serial Receive/Transmit Buffer (SSPBUF)
- SSP Shift register (SSPSR) Not directly accessible
- SSP Address register (SSPADD)
- SSP Mask register (SSPMSK)

The SSPCON register allows control of the l^2C operation. Four mode selection bits (SSPCON<3:0>) allow one of the following l^2C modes to be selected:

- I²C Slave mode (7-bit address)
- I²C Slave mode (10-bit address)
- I²C Slave mode (7-bit address), with Start and Stop bit interrupts enabled to support Firmware Master mode
- I²C Slave mode (10-bit address), with Start and Stop bit interrupts enabled to support Firmware Master mode
- I²C Start and Stop bit interrupts enabled to support Firmware Master mode; Slave is idle

Selection of any I^2C mode with the SSPEN bit set forces the SCL and SDA pins to be open drain, provided these pins are programmed to inputs by setting the appropriate TRISB bits. Pull-up resistors must be provided externally to the SCL and SDA pins for proper operation of the I^2C module.

13.12 Slave Mode

In Slave mode, the SCL and SDA pins must be configured as inputs (TRISB<6,4> are set). The SSP module will override the input state with the output data when required (slave-transmitter).

When an address is matched, or the data transfer after an address match is received, the hardware automatically will generate the Acknowledge (\overline{ACK}) pulse, and then load the SSPBUF register with the received value currently in the SSPSR register.

There are certain conditions that will cause the SSP module not to give this ACK pulse. They include (either or both):

- a) The Buffer Full bit BF of the SSPSTAT register was set before the transfer was received.
- b) The overflow bit SSPOV of the SSPCON register was set before the transfer was received.

In this case, the SSPSR register value is not loaded into the SSPBUF, but bit SSPIF of the PIR1 register is set. Table 13-3 shows the results of when a data transfer byte is received, given the status of bits BF and SSPOV. The shaded cells show the condition where user software did not properly clear the overflow condition. Flag bit BF is cleared by reading the SSPBUF register, while bit SSPOV is cleared through software.

The SCL clock input must have a minimum high and low for proper operation. For high and low times of the I²C specification, as well as the requirements of the SSP module, see Section 17.0 "Electrical Specifications".

13.12.1 ADDRESSING

Once the SSP module has been enabled, it waits for a Start condition to occur. Following the Start condition, the eight bits are shifted into the SSPSR register. All incoming bits are sampled with the rising edge of the clock (SCL) line. The value of register SSPSR<7:1> is compared to the value of the SSPADD register. The address is compared on the falling edge of the eighth clock (SCL) pulse. If the addresses match, and the BF and SSPOV bits are clear, the following events occur:

- a) The SSPSR register value is loaded into the SSPBUF register.
- b) The buffer full bit, BF is set.
- c) An ACK pulse is generated.
- d) SSP interrupt flag bit, SSPIF of the PIR1 register is set (interrupt is generated if enabled) on the falling edge of the ninth SCL pulse.

In 10-bit Address mode, two address bytes need to be received by the slave (Figure 13-8). The five Most Significant bits (MSbs) of the first address byte specify if this is a 10-bit address. Bit R/W (SSPSTAT<2>) must specify a write so the slave device will receive the second address byte. For a 10-bit address, the first byte would equal '1111 0 A9 A8 0', where A9 and A8 are the two MSbs of the address.

The sequence of events for 10-bit address is as follows, with steps 7-9 for slave-transmitter:

- 1. Receive first (high) byte of address (bits SSPIF, BF and bit UA (SSPSTAT<1>) are set).
- Update the SSPADD register with second (low) byte of address (clears bit UA and releases the SCL line).
- 3. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.
- 4. Receive second (low) byte of address (bits SSPIF, BF and UA are set).
- 5. Update the SSPADD register with the first (high) byte of address; if match releases SCL line, this will clear bit UA.
- 6. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.
- 7. Receive repeated Start condition.
- 8. Receive first (high) byte of address (bits SSPIF and BF are set).
- 9. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.

TABLE 13-3: DATA TRANSFER RECEIVED BYTE ACTIONS

	ts as Data s Received	$SSPSR \to SSPBUF$	Generate ACK Pulse	Set bit SSPIF (SSP Interrupt occurs		
BF	SSPOV		Fuise	if enabled)		
0	0	Yes	Yes	Yes		
1	0	No	No	Yes		
1	1	No	No	Yes		
0	1	No	No	Yes		

Note: Shaded cells show the conditions where the user software did not properly clear the overflow condition.

13.12.2 RECEPTION

When the R/\overline{W} bit of the address byte is clear and an address match occurs, the R/\overline{W} bit of the SSPSTAT register is cleared. The received address is loaded into the SSPBUF register.

When the address <u>byte</u> overflow condition exists, then no Acknowledge (ACK) pulse is given. An overflow condition is defined as either bit BF of the SSPSTAT register is set, or bit SSPOV of the SSPCON register is set. This is an error condition due to the user's firmware.

An SSP interrupt is generated for each data transfer byte. Flag bit SSPIF of the PIR1 register must be cleared in software. The SSPSTAT register is used to determine the status of the byte.

FIGURE 13-8:	I ² C [™] WAVEFORMS FOR RECEPTION (7-BIT ADDRESS)

- R/	$\overline{V} = 0$			
Receiving Address	ACK Receivin	g Data ACK	Receiving Data	ACK
SDA I A7 A6 A5 A4 A3 A2 A1	/D7XD6XD5XD4X	$D3 \langle D2 \rangle D1 \langle D0 \rangle / D7 \rangle$	D6\D5\D4\D3\D2\D1	
SCL <u>'IS</u> ! <u>1</u> 2 <u>3</u> 4 <u>5</u> 6 <u>7</u> 8	9 + 1 2 3 4			_/8 \ /9_/ ⁺ ⊢
				i T
SSPIF (PIR1<3>)	Cleared	in software		Bus Master
		I I		terminates transfer
BF (SSPSTAT<0>)	SSPBUF re	nister is read		
		gister is read		
				1
SSPOV (SSPCON<6>)				
	Dit (
	Bit S	SPOV is set because the	SSPBUF register is still full	.
			ACK is not ser	nt

13.12.3 SSP MASK REGISTER

An SSP Mask (SSPMSK) register is available in I^2C Slave mode as a mask for the value held in the SSPSR register during an address comparison operation. A zero ('0') bit in the SSPMSK register has the effect of making the corresponding bit in the SSPSR register a 'don't care'.

This register is reset to all '1's upon any Reset condition and, therefore, has no effect on standard SSP operation until written with a mask value.

This register must be initiated prior to setting SSPM<3:0> bits to select the I^2C Slave mode (7-bit or 10-bit address).

This register can only be accessed when the appropriate mode is selected by bits (SSPM<3:0> of SSPCON).

The SSP Mask register is active during:

- 7-bit Address mode: address compare of A<7:1>.
- 10-bit Address mode: address compare of A<7:0> only. The SSP mask has no effect during the reception of the first (high) byte of the address.

REGISTER 13-3: SSPMSK: SSP MASK REGISTER⁽¹⁾

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
MSK7	MSK6	MSK5	MSK4	MSK3	MSK2	MSK1	MSK0 ⁽²⁾
bit 7							bit 0


Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-1 MSK<7:1>: Mask bits

- 1 = The received address bit n is compared to SSPADD<n> to detect I^2C address match
- 0 = The received address bit n is not used to detect I²C address match

bit 0 MSK<0>: Mask bit for I²C Slave mode, 10-bit Address⁽²⁾

- I²C Slave mode, 10-bit Address (SSPM<3:0> = 0111):
- 1 = The received address bit 0 is compared to SSPADD<0> to detect I^2C address match
- 0 = The received address bit 0 is not used to detect I^2C address match
- **Note 1:** When SSPCON bits SSPM<3:0> = 1001, any reads or writes to the SSPADD SFR address are accessed through the SSPMSK register. The SSPEN bit of the SSPCON register should be zero when accessing the SSPMSK register.
 - 2: In all other SSP modes, this bit has no effect.





13.12.4 TRANSMISSION

When the R/\overline{W} bit of the incoming address byte is set and an address match occurs, the R/\overline{W} bit of the SSPSTAT register is set. The received address is loaded into the SSPBUF register. The \overline{ACK} pulse will be sent on the ninth bit, and pin RB6/SCK/SCL is held low. The transmit data must be loaded into the SSPBUF register, which also loads the SSPSR register. Then, pin RB6/SCK/SCL should be enabled by setting bit CKP (SSPCON<4>). The master must monitor the SCL pin prior to asserting another clock pulse. The slave devices may be holding off the master by stretching the clock. The eight data bits are shifted out on the falling edge of the SCL input. This ensures that the SDA signal is valid during the SCL high time (Figure 13-10). An SSP interrupt is generated for each data transfer byte. Flag bit SSPIF must be cleared in software, and the SSPSTAT register is used to determine the status of the byte. Flag bit SSPIF is set on the falling edge of the ninth clock pulse.

As a slave-transmitter, the ACK pulse from the master receiver is latched on the rising edge of the ninth SCL input pulse. If the SDA line was high (not ACK), then the data transfer is complete. When the ACK is latched by the slave, the slave logic is reset (resets SSPSTAT register) and the slave then monitors for another occurrence of the Start bit. If the SDA line was low (ACK), the transmit data must be loaded into the SSPBUF register, which also loads the SSPSR register. Then pin RB6/SCK/SCL should be enabled by setting bit CKP.







13.13 Master Mode

Master mode of operation is supported in firmware using interrupt generation on the detection of the Start and Stop conditions. The Stop (P) and Start (S) bits are cleared from a Reset or when the SSP module is disabled. The Stop (P) and Start (S) bits will toggle based on the Start and Stop conditions. Control of the I²C bus may be taken when the P bit is set or the bus is idle and both the S and P bits are clear.

In Master mode, the SCL and SDA lines are manipulated by clearing the corresponding TRISB<6,4> bit(s). The output level is always low, irrespective of the value(s) in PORTB<6,4>. So when transmitting data, a '1' data bit must have the TRISB<4> bit set (input) and a '0' data bit must have the TRISB<4> bit cleared (output). The same scenario is true for the SCL line with the TRISB<6> bit. Pull-up resistors must be provided externally to the SCL and SDA pins for proper operation of the I²C module.

The following events will cause the SSP Interrupt Flag bit, SSPIF, to be set (SSP Interrupt will occur if enabled):

- Start condition
- Stop condition
- Data transfer byte transmitted/received

Master mode of operation can be done with either the Slave mode idle (SSPM<3:0> = 1011), or with the Slave active. When both Master and Slave modes are enabled, the software needs to differentiate the source(s) of the interrupt.

13.14 Multi-Master Mode

In Multi-Master mode, the interrupt generation on the detection of the Start and Stop conditions, allows the determination of when the bus is free. The Stop (P) and Start (S) bits are cleared from a Reset or when the SSP module is disabled. The Stop (P) and Start (S) bits will toggle based on the Start and Stop conditions. Control of the I^2C bus may be taken when bit P (SSPSTAT<4>) is set, or the bus is idle and both the S and P bits clear. When the bus is busy, enabling the SSP Interrupt will generate the interrupt when the Stop condition occurs.

In Multi-Master operation, the SDA line must be monitored to see if the signal level is the expected output level. This check only needs to be done when a high level is output. If a high level is expected and a low level is present, the device needs to release the SDA and SCL lines (set TRISB<6,4>). There are two stages where this arbitration can be lost, these are:

- Address Transfer
- Data Transfer

When the slave logic is enabled, the slave continues to receive. If arbitration was lost during the address transfer stage, communication to the device may be in progress. If addressed, an ACK pulse will be generated. If arbitration was lost during the data transfer stage, the device will need to re-transfer the data at a later time.

13.14.1 CLOCK SYNCHRONIZATION AND THE CKP BIT

When the CKP bit is cleared, the SCL output is forced to '0'; however, setting the CKP bit will not assert the SCL output low until the SCL output is already sampled low. Therefore, the CKP bit will not assert the SCL line until an external I^2C master device has already asserted the SCL line. The SCL output will remain low until the CKP bit is set and all other devices on the I^2C bus have deasserted SCL. This ensures that a write to the CKP bit will not violate the minimum high time requirement for SCL (see Figure 13-12).




FIGURE 13-12: CLOCK SYNCHRONIZATION TIMING



Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
0Bh/8Bh/ 10Bh/18Bh	INTCON	GIE	PEIE	TOIE	INTE	RABIE	TOIF	INTF	RABIF	0000 000x	0000 000x
0Ch	PIR1	_	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	-000 0000	-000 0000
13h	SSPBUF	Synchrono	us Serial Po	ort Receive	Buffer/Trans	smit Registe	r			xxxx xxxx	uuuu uuuu
14h	SSPCON	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 0000
86h	TRISB	TRISB7	TRISB6	TRISB5	TRISB4	_	_	_	_	1111	1111
93h	SSPMSK ⁽²⁾	MSK7	MSK6	MSK5	MSK4	MSK3	MSK2	MSK1	MSK0	1111 1111	1111 1111
94h	SSPSTAT	SMP ⁽³⁾	CKE ⁽³⁾	D/A	Р	S	R/W	UA	BF	0000 0000	0000 0000
8Ch	PIE1	_	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IF	TMR1IF	-000 0000	-000 0000

Legend: -= Unimplemented locations, read as '0', u = unchanged, x = unknown. Shaded cells are not used by the SSP module.

Note 1: PIC16F677/PIC16F687/PIC16F689/PIC16F690 only.

2: SSPMSK register (Register 13-3) can be accessed by reading or writing to SSPADD register with bits SSPM<3:0> = 1001.

See Registers 13-2 and 13-3 for more details.

3: Maintain these bits clear.

14.0 SPECIAL FEATURES OF THE CPU

The PIC16F631/677/685/687/689/690 have a host of features intended to maximize system reliability, minimize cost through elimination of external components, provide power saving features and offer code protection.

These features are:

- Reset
 - Power-on Reset (POR)
 - Power-up Timer (PWRT)
 - Oscillator Start-up Timer (OST)
 - Brown-out Reset (BOR)
- Interrupts
- Watchdog Timer (WDT)
- Oscillator selection
- Sleep
- Code protection
- ID Locations
- In-Circuit Serial Programming

The PIC16F631/677/685/687/689/690 have two timers that offer necessary delays on power-up. One is the Oscillator Start-up Timer (OST), intended to keep the chip in Reset until the crystal oscillator is stable. The other is the Power-up Timer (PWRT), which provides a fixed delay of 64 ms (nominal) on power-up only, designed to keep the part in Reset while the power supply stabilizes. There is also circuitry to reset the device if a brown-out occurs, which can use the Power-up Timer to provide at least a 64 ms Reset. With these three functions-on-chip, most applications need no external Reset circuitry.

The Sleep mode is designed to offer a very low-current Power-down mode. The user can wake-up from Sleep through:

- External Reset
- Watchdog Timer Wake-up
- An interrupt

Several oscillator options are also made available to allow the part to fit the application. The INTOSC option saves system cost while the LP crystal option saves power. A set of Configuration bits are used to select various options (see Register 14-2).

14.1 Configuration Bits

The Configuration bits can be programmed (read as '0'), or left unprogrammed (read as '1') to select various device configurations as shown in Register 14-2. These bits are mapped in program memory location 2007h.

Note: Address 2007h is beyond the user program memory space. It belongs to the special configuration memory space (2000h-3FFFh), which can be accessed only during programming. See "PIC12F6XX/16F6XX Memory Programming Specification" (DS41204) for more information.

REGISTER 14-1: CONFIG: CONFIGURATION WORD REGISTER

Reserved	Reserved	FCMEN	IESO	BOREN1 ⁽¹⁾	BOREN0 ⁽¹⁾	CPD(2
bit 13	Reserved	FCIVIEIN	IESO	BORENT	BORENU	bit 7
bit 13						Dit 7
CP ⁽³⁾	MCLRE ⁽⁴⁾	PWRTE	WDTE	FOSC2	FOSC1	FOSC0
bit 6						bit 0
Legend:						
R = Readable bit		W = Writable bit		P = Programmable	,	U = Unimplemented bit, read as '0'
-n = Value at POR	8	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown
bit 13-12	Reserved: Reserve	d bite. Do Not Lloo				
bit 11		Clock Monitor Enable	ed hit			
DICTI	1 = Fail-Safe Clock 0 = Fail-Safe Clock	Monitor is enabled				
bit 10		rnal Switchover bit al Switchover mode i al Switchover mode i				
bit 9-8	11 = BOR enabled 10 = BOR enabled	wn-out Reset Selecti during operation and d by SBOREN bit of	d disabled in Sleep			
bit 7	CPD: Data Code P	rotection bit ⁽²⁾				
		ode protection is dis ode protection is ena				
bit 6	CP : Code Protectio 1 = Program memo	•	disabled			
bit 5	$1 = \overline{\text{MCLR}}$ pin funct	n Function Select bit ⁽ ion is MCLR ion is digital input, M		to VDD		
bit 4	PWRTE: Power-up 1 = PWRT disabled 0 = PWRT enabled					
bit 3	WDTE: Watchdog 1 = WDT enabled 0 = WDT disabled	Fimer Enable bit				
bit 2-0	110 =RCIO oscillat 101 =INTOSC oscill I/O function 100 = INTOSCIO o I/O function 011 =EC: I/O function 010 =HS oscillator: 001 = XT oscillator	CLKOUT function o or: I/O function on R lator: CLKOUT function on RA5/OSC1/CLKI scillator: I/O function on RA5/OSC1/CLK on on RA4/OSC2/CI High-speed crystal/ : Crystal/resonator o	A4/OSC2/CLKOUT on on RA4/OSC2/C n on RA4/OSC2/CL IN LKOUT pin, CLKIN resonator on RA4/C n RA4/OSC2/CLKC		SC1/CLKIN IN RA5/OSC1/CLKIN /CLKIN	
2: The	bling Brown-out Rese entire data EEPROM entire program memo	I will be erased wher	the code protection	on is turned off.		

4: When MCLR is asserted in INTOSC or RC mode, the internal clock oscillator is disabled.

14.2 Reset

The PIC16F631/677/685/687/689/690 differentiates between various kinds of Reset:

- a) Power-on Reset (POR)
- b) WDT Reset during normal operation
- c) WDT Reset during Sleep
- d) MCLR Reset during normal operation
- e) MCLR Reset during Sleep
- f) Brown-out Reset (BOR)

Some registers are not affected in any Reset condition; their status is unknown on POR and unchanged in any other Reset. Most other registers are reset to a "Reset state" on:

- Power-on Reset
- MCLR Reset
- MCLR Reset during Sleep
- WDT Reset
- Brown-out Reset (BOR)

They are not affected by a WDT Wake-up since this is viewed as the resumption of normal operation. TO and PD bits are set or cleared differently in different Reset situations, as indicated in Table 14-2. These bits are used in software to determine the nature of the Reset. See Table 14-4 for a full description of Reset states of all registers.

A simplified block diagram of the On-Chip Reset Circuit is shown in Figure 14-1.

The MCLR Reset path has a noise filter to detect and ignore small pulses. See **Section 17.0** "**Electrical Specifications**" for pulse-width specifications.

External Reset MCLR/VPP pin Sleep WDT WDT Module Time-out Reset VDD Rise Detect Power-on Reset חח/ Brown-out⁽¹⁾ Reset BOREN SBOREN S OST/PWRT OST Chip_Reset 10-bit Ripple Counter R Q OSC1/ CLKI pin PWRT LFINTOS 11-bit Ripple Counter Enable PWRT Enable OST Note 1: Refer to the Configuration Word register (Register 14-1).

FIGURE 14-1: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT

14.2.1 POWER-ON RESET (POR)

The on-chip POR circuit holds the chip in Reset until VDD has reached a high enough level for proper operation. A maximum rise time for VDD is required. See **Section 17.0 "Electrical Specifications**" for details. If the BOR is enabled, the maximum rise time specification does not apply. The BOR circuitry will keep the device in Reset until VDD reaches VBOR (see **Section 14.2.4** "**Brown-out Reset (BOR)**").

Note: The POR circuit does not produce an internal Reset when VDD declines. To reenable the POR, VDD must reach Vss for a minimum of 100 μs.

When the device starts normal operation (exits the Reset condition), device operating parameters (i.e., voltage, frequency, temperature, etc.) must be met to ensure operation. If these conditions are not met, the device must be held in Reset until the operating conditions are met.

For additional information, refer to Application Note AN607, *"Power-up Trouble Shooting"* (DS00607).

14.2.2 MCLR


 $\mathsf{PIC16F631}/677/685/687/689/690$ has a noise filter in the $\overline{\mathsf{MCLR}}$ Reset path. The filter will detect and ignore small pulses.

It should be noted that a WDT Reset does not drive $\overline{\text{MCLR}}$ pin low.

The behavior of the ESD protection on the MCLR pin has been altered from early devices of this family. Voltages applied to the pin that exceed its specification can result in both MCLR Resets and excessive current beyond the device specification during the ESD event. For this reason, Microchip recommends that the MCLR pin no longer be tied directly to VDD. The use of an RC network, as shown in Figure 14-2, is suggested.

An internal $\overline{\text{MCLR}}$ option is enabled by clearing the $\overline{\text{MCLRE}}$ bit in the Configuration Word register. When $\overline{\text{MCLRE}} = 0$, the Reset signal to the chip is generated internally. When the $\overline{\text{MCLRE}} = 1$, the RA3/MCLR pin becomes an external Reset input. In this mode, the RA3/MCLR pin has a weak pull-up to VDD. However, for robustness in noisy environments, the circuit shown in Figure 14-2 is still recommended.

FIGURE 14-2:



14.2.3 POWER-UP TIMER (PWRT)

The Power-up Timer provides a fixed 64 ms (nominal) time-out on power-up only, from POR or Brown-out Reset. The Power-up Timer operates from the 31 kHz LFINTOSC oscillator. For more information, see **Section 3.5 "Internal Clock Modes"**. The chip is kept in Reset as long as PWRT is active. The PWRT delay allows the VDD to rise to an acceptable level. A Configuration bit, PWRTE, can disable (if set) or enable (if cleared or programmed) the Power-up Timer. The Power-up Timer should be enabled when Brown-out Reset is enabled, although it is not required.

The Power-up Timer delay will vary from chip-to-chip and vary due to:

- VDD variation
- Temperature variation
- Process variation

See DC parameters for details (Section 17.0 "Electrical Specifications").

14.2.4 BROWN-OUT RESET (BOR)


The BOREN0 and BOREN1 bits in the Configuration Word register select one of four BOR modes. Two modes have been added to allow software or hardware control of the BOR enable. When BOREN<1:0> = 01, the SBOREN bit (PCON<4>) enables/disables the BOR allowing it to be controlled in software. By selecting BOREN<1:0>, the BOR is automatically disabled in Sleep to conserve power and enabled on wake-up. In this mode, the SBOREN bit is disabled. See Register 14-2 for the Configuration Word definition.

If VDD falls below VBOR for greater than parameter (TBOR) (see Section 17.0 "Electrical Specifications"), the Brown-out situation will reset the device. This will occur regardless of VDD slew rate. A Reset is not insured to occur if VDD falls below VBOR for less than parameter (TBOR).

On any Reset (Power-on, Brown-out Reset, Watchdog Timer, etc.), the chip will remain in Reset until VDD rises above VBOR (see Figure 14-3). The Power-up Timer will now be invoked, if enabled and will keep the chip in Reset an additional 64 ms.

Note: The Power-up Timer is enabled by the <u>PWRTE</u> bit in the Configuration Word register.

If VDD drops below VBOR while the Power-up Timer is running, the chip will go back into a Brown-out Reset and the Power-up Timer will be re-initialized. Once VDD rises above VBOR, the Power-up Timer will execute a 64 ms Reset.



14.2.5 TIME-OUT SEQUENCE

On power-up, the time-out sequence is as follows: first, PWRT time-out is invoked after POR has expired, then OST is activated after the PWRT time-out has expired. The total time-out will vary based on oscillator configuration and <u>PWRTE</u> bit status. For example, in EC mode with <u>PWRTE</u> bit erased (PWRT disabled), there will be no time-out at all. Figures 14-4, 14-5 and 14-6 depict time-out sequences. The device can execute code from the INTOSC while OST is active by enabling Two-Speed Start-up or Fail-Safe Monitor (see Section 3.7.2 "Two-speed Start-up Sequence" and Section 3.8 "Fail-Safe Clock Monitor").

Since the time-outs occur from the POR pulse, if MCLR is kept low long enough, the time-outs will expire. Then, bringing MCLR high will begin execution immediately (see Figure 14-5). This is useful for testing purposes or to synchronize more than one PIC16F631/677/685/ 687/689/690 device operating in parallel.

Table 14-5 shows the Reset conditions for some special registers, while Table 14-4 shows the Reset conditions for all the registers.

14.2.6 POWER CONTROL (PCON) REGISTER

The Power Control register PCON (address 8Eh) has two Status bits to indicate what type of Reset that last occurred.

Bit 0 is $\overline{\text{BOR}}$ (Brown-out Reset). $\overline{\text{BOR}}$ is unknown on Power-on Reset. It must then be set by the user and checked on subsequent Resets to see if $\overline{\text{BOR}} = 0$, indicating that a Brown-out has occurred. The $\overline{\text{BOR}}$ Status bit is a "don't care" and is not necessarily predictable if the brown-out circuit is disabled (BOREN<1:0> = 00 in the Configuration Word register).

Bit 1 is POR (Power-on Reset). It is a '0' on Power-on Reset and unaffected otherwise. The user must write a '1' to this bit following a Power-on Reset. On a subsequent Reset, if POR is '0', it will indicate that a Power-on Reset has occurred (i.e., VDD may have gone too low).

For more information, see Section 4.2.4 "Ultra Low-Power Wake-up" and Section 14.2.4 "Brown-out Reset (BOR)".

Oscillator Configuration	Powe	er-up	Brown-o	Wake-up from	
Oscillator Configuration	PWRTE = 0	PWRTE = 1	PWRTE = 0	PWRTE = 1	Sleep
XT, HS, LP	TPWRT + 1024 • Tosc	1024 • Tosc	Tpwrt + 1024 • Tosc	1024 • Tosc	1024 • Tosc
LP, T1OSCIN = 1	TPWRT	—	TPWRT	—	—
RC, EC, INTOSC	TPWRT		TPWRT		—

TABLE 14-1:TIME-OUT IN VARIOUS SITUATIONS

TABLE 14-2: STATUS/PCON BITS AND THEIR SIGNIFICANCE

POR	BOR	то	PD	Condition				
0	х	1	1	Power-on Reset				
u	0	1	1	Brown-out Reset				
u	u	0	u	WDT Reset				
u	u	0	0	WDT Wake-up				
u	u	u	u	MCLR Reset during normal operation				
u	u	1	0	MCLR Reset during Sleep				

Legend: u = unchanged, x = unknown

TABLE 14-3: SUMMARY OF REGISTERS ASSOCIATED WITH BROWN-OUT

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
PCON	_	_	ULPWUE	SBOREN		_	POR	BOR	01qq	0uuu
STATUS	IRP	RP1	RPO	TO	PD	Z	DC	С	0001 1xxx	000q quuu

Legend: u = unchanged, x = unknown, - = unimplemented bit, reads as '0', q = value depends on condition. Shaded cells are not used by BOR. Note 1: Other (non Power-up) Resets include MCLR Reset and Watchdog Timer Reset during normal operation.

DS40001262F-page 198




FIGURE 14-5: TIME-OUT SEQUENCE ON POWER-UP (DELAYED MCLR): CASE 2





FIGURE 14-6: TIME-OUT SEQUENCE ON POWER-UP (MCLR WITH VDD)



© 2005-2015 Microchip Technology Inc.

TABLE 14-4:	INITIALIZATION CONDITION FOR REGISTER

Register	Address	Power-on Reset	MCLR Reset WDT Reset Brown-out Reset ⁽¹⁾	Wake-up from Sleep through Interrupt Wake-up from Sleep through WDT Time-out
W	—	XXXX XXXX	uuuu uuuu	uuuu uuuu
INDF	00h/80h/ 100h/180h	XXXX XXXX	XXXX XXXX	սսսս սսսս
TMR0	01h/101h	xxxx xxxx	uuuu uuuu	uuuu uuuu
PCL	02h/82h/ 102h/182h	0000 0000	0000 0000	PC + 1 ⁽³⁾
STATUS	03h/83h/ 103h/183h	0001 1xxx	000q quuu ⁽⁴⁾	uuuq quuu ⁽⁴⁾
FSR	04h/84h/ 104h184h	XXXX XXXX	սսսս սսսս	นนนน นนนน
PORTA	05h/105h	xx xxxx	uu uuuu	uu uuuu
PORTB	06h/106h	xxxx	uuuu	uuuu
PORTC	07h/107h	XXXX XXXX	uuuu uuuu	uuuu uuuu
PCLATH	0Ah/8Ah/ 10Ah/18Ah	0 0000	0 0000	u uuuu
INTCON	0Bh/8Bh/ 10Bh/18Bh	0000 000x	0000 000u	uuuu uuuu ⁽²⁾
PIR1	0Ch	-000 0000	-000 0000	-uuu uuuu ⁽²⁾
PIR2	0Dh	0000	0000	uuuu (2)
TMR1L	0Eh	xxxx xxxx	uuuu uuuu	uuuu uuuu
TMR1H	0Fh	XXXX XXXX	uuuu uuuu	uuuu uuuu
T1CON	10h	0000 0000	uuuu uuuu	<u>uuuu</u> uuuu
TMR2	11h	0000 0000	0000 0000	uuuu uuuu
T2CON	12h	-000 0000	-000 0000	-uuu uuuu
SSPBUF	13h	xxxx xxxx	uuuu uuuu	uuuu uuuu
SSPCON	14h	0000 0000	0000 0000	uuuu uuuu
CCPR1L	15h	xxxx xxxx	uuuu uuuu	uuuu uuuu
CCPR1H	16h	xxxx xxxx	uuuu uuuu	uuuu uuuu
CCP1CON	17h	0000 0000	0000 0000	սսսս սսսս
RCSTA	18h	0000 000x	0000 000x	uuuu uuuu
TXREG	19h	0000 0000	0000 0000	սսսս սսսս
RCREG	1Ah	0000 0000	0000 0000	սսսս սսսս
PWM1CON	1Ch	0000 0000	0000 0000	սսսս սսսս
ECCPAS	1Dh	0000 0000	0000 0000	սսսս սսսս
ADRESH	1Eh	xxxx xxxx	uuuu uuuu	սսսս սսսս
ADCON0	1Fh	0000 0000	0000 0000	սսսս սսսս
OPTION_REG	81h/181h	1111 1111	1111 1111	սսսս սսսս
TRISA	85h/185h	11 1111	11 1111	uu uuuu

Legend: u = unchanged, x = unknown, - = unimplemented bit, reads as '0', q = value depends on condition.

Note 1: If VDD goes too low, Power-on Reset will be activated and registers will be affected differently.

2: One or more bits in INTCON and/or PIR1 will be affected (to cause wake-up).

3: When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

4: See Table 14-5 for Reset value for specific condition.

5: If Reset was due to brown-out, then bit 0 = 0. All other Resets will cause bit 0 = u.

6: Accessible only when SSPM < 3:0 > = 1001.

Register	Address	Power-on Reset	MCLR Reset WDT Reset (Continued) Brown-out Reset ⁽¹⁾	Wake-up from Sleep through Interrupt Wake-up from Sleep through WDT Time-out
TRISB	86h/186h	1111	1111	uuuu
TRISC	87h/187h	1111 1111	1111 1111	uuuu uuuu
PIE1	8Ch	-000 0000	-000 0000	-uuu uuuu
PIE2	8Dh	0000	0000	uuuu uuuu
PCON	8Eh	010x	0uuq ^{1, 5)}	uuuu
OSCCON	8Fh	-110 q000	-110 q000	-uuu uuuu
OSCTUNE	90h	0 0000	u uuuu	u uuuu
PR2	92h	1111 1111	1111 1111	uuuu uuuu
SSPADD	93h	0000 0000	1111 1111	uuuu uuuu
SSPMSK ⁽⁶⁾	93h		1111 1111	uuuu uuuu
SSPSTAT	94h	0000 0000	1111 1111	uuuu uuuu
WPUA	95h	11 -111	11 -111	นนนน นนนน
IOCA	96h	00 0000	00 0000	uu uuuu
WDTCON	97h	0 1000	0 1000	u uuuu
TXSTA	98h	0000 0010	0000 0010	սսսս սսսս
SPBRG	99h	0000 0000	0000 0000	uuuu uuuu
SPBRGH	9Ah	0000 0000	0000 0000	սսսս սսսս
BAUDCTL	9Bh	01-0 0-00	01-0 0-00	uu-u u-uu
ADRESL	9Eh	xxxx xxxx	uuuu uuuu	սսսս սսսս
ADCON1	9Fh	-000	-000	-uuu
EEDAT	10Ch	0000 0000	0000 0000	սսսս սսսս
EEADR	10Dh	0000 0000	0000 0000	սսսս սսսս
EEDATH	10Eh	00 0000	00 0000	uu uuuu
EEADRH	10Fh	0000	0000	uuuu
WPUB	115h	1111	1111	uuuu
IOCB	116h	0000	0000	uuuu
VRCON	118h	0000 0000	0000 0000	<u>uuuu</u> uuuu
CM1CON0	119h	0000 -000	0000 -000	uuuu -uuu
CM2CON0	11Ah	0000 -000	0000 -000	uuuu -uuu
CM2CON1	11Bh	0000	0010	uuuu
ANSEL	11Eh	1111 1111	1111 1111	<u>uuuu</u> uuuu
ANSELH	11Fh	1111	1111	uuuu
EECON1	18Ch	x x000	u q000	uuuu
EECON2	18Dh			
PSTRCON	19Dh	0 0001	0 0001	u uuuu
SRCON	19EH	0000 00	0000 00	uuuu uu

TABLE 14-4: INITIALIZATION CONDITION FOR REGISTER (CONTINUED)

 $\label{eq:logend: u = unchanged, x = unknown, - = unimplemented bit, reads as `0', q = value depends on condition.$

Note 1: If VDD goes too low, Power-on Reset will be activated and registers will be affected differently.

2: One or more bits in INTCON and/or PIR1 will be affected (to cause wake-up).

3: When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

4: See Table 14-5 for Reset value for specific condition.

5: If Reset was due to brown-out, then bit 0 = 0. All other Resets will cause bit 0 = u.

6: Accessible only when SSPM < 3:0 > = 1001.

TABLE 14-5: INITIALIZATION CONDITION FOR SPECIAL REGISTERS

Condition	Program Counter	Status Register	PCON Register
Power-on Reset	000h	0001 1xxx	010x
MCLR Reset during normal operation	000h	000u uuuu	0uuu
MCLR Reset during Sleep	000h	0001 Ouuu	0uuu
WDT Reset	000h	0000 uuuu	0uuu
WDT Wake-up	PC + 1	uuu0 Ouuu	uuuu
Brown-out Reset	000h	0001 luuu	01u0
Interrupt Wake-up from Sleep	PC + 1 ⁽¹⁾	uuul Ouuu	uuuu

Legend: u = unchanged, x = unknown, - = unimplemented bit, reads as '0'.

Note 1: When the wake-up is due to an interrupt and Global Interrupt Enable bit, GIE, is set, the PC is loaded with the interrupt vector (0004h) after execution of PC + 1.

14.3 Interrupts

The PIC16F631/677/685/687/689/690 have multiple sources of interrupt:

- External Interrupt RA2/INT
- TMR0 Overflow Interrupt
- PORTA/PORTB Change Interrupts
- 2 Comparator Interrupts
- A/D Interrupt (except PIC16F631)
- Timer1 Overflow Interrupt
- Timer2 Match Interrupt (PIC16F685/PIC16F690 only)
- EEPROM Data Write Interrupt
- Fail-Safe Clock Monitor Interrupt
- Enhanced CCP Interrupt (PIC16F685/PIC16F690 only)
- EUSART Receive and Transmit interrupts (PIC16F687/PIC16F689/PIC16F690 only)

The Interrupt Control register (INTCON) and Peripheral Interrupt Request Register 1 (PIR1) record individual interrupt requests in flag bits. The INTCON register also has individual and global interrupt enable bits.

A Global Interrupt Enable bit, GIE (INTCON<7>), enables (if set) all unmasked interrupts, or disables (if cleared) all interrupts. Individual interrupts can be disabled through their corresponding enable bits in the INTCON, PIE1 and PIE2 registers, respectively. GIE is cleared on Reset.

The Return from Interrupt instruction, RETFIE, exits the interrupt routine, as well as sets the GIE bit, which re-enables unmasked interrupts.

The following interrupt flags are contained in the INTCON register:

- INT Pin Interrupt
- PORTA/PORTB Change Interrupts
- TMR0 Overflow Interrupt

The peripheral interrupt flags are contained in the PIR1 and PIR2 registers. The corresponding interrupt enable bits are contained in PIE1 and PIE2 registers.

The following interrupt flags are contained in the PIR1 register:

- A/D Interrupt
- EUSART Receive and Transmit Interrupts
- Timer1 Overflow Interrupt
- Synchronous Serial Port (SSP) Interrupt
- Enhanced CCP1 Interrupt
- Timer1 Overflow Interrupt
- Timer2 Match Interrupt

The following interrupt flags are contained in the PIR2 register:

- Fail-Safe Clock Monitor Interrupt
- 2 Comparator Interrupts
- EEPROM Data Write Interrupt

When an interrupt is serviced:

- The GIE is cleared to disable any further interrupt.
- The return address is pushed onto the stack.
- The PC is loaded with 0004h.

For external interrupt events, such as the INT pin, PORTA/PORTB change interrupts, the interrupt latency will be three or four instruction cycles. The exact latency depends upon when the interrupt event occurs (see Figure 14-8). The latency is the same for one or 2-cycle instructions. Once in the Interrupt Service Routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bit(s) must be cleared in software before re-enabling interrupts to avoid multiple interrupt requests.

Note 1:	Individual	interr	upt	flag	bits	are	set,
	regardless	of	the	sta	tus	of	their
	correspond	ling m	ask	bit or	the (GIE b	oit.

2: When an instruction that clears the GIE bit is executed, any interrupts that were pending for execution in the next cycle are ignored. The interrupts, which were ignored, are still pending to be serviced when the GIE bit is set again.

For additional information on Timer1, Timer2, comparators, A/D, data EEPROM, EUSART, SSP or Enhanced CCP modules, refer to the respective peripheral section.

14.3.1 RA2/INT INTERRUPT

External interrupt on RA2/INT pin is edge-triggered; either rising if the INTEDG bit (OPTION_REG<6>) is set, or falling, if the INTEDG bit is clear. When a valid edge appears on the RA2/INT pin, the INTF bit (INTCON<1>) is set. This interrupt can be disabled by clearing the INTE control bit (INTCON<4>). The INTF bit must be cleared in software in the Interrupt Service Routine before re-enabling this interrupt. The RA2/INT interrupt can wake-up the processor from Sleep, if the INTE bit was set prior to going into Sleep. The status of the GIE bit decides whether or not the processor branches to the interrupt vector following wake-up (0004h). See Section 14.6 "Power-Down Mode (Sleep)" for details on Sleep and Figure 14-10 for timing of wake-up from Sleep through RA2/INT interrupt.

Note: The ANSEL and CM2CON0 registers must be initialized to configure an analog channel as a digital input. Pins configured as analog inputs will read '0'.

14.3.2 TIMER0 INTERRUPT

An overflow (FFh \rightarrow 00h) in the TMR0 register will set the T0IF (INTCON<2>) bit. The interrupt can be enabled/disabled by setting/clearing T0IE (INTCON<5>) bit. See Section 5.0 "Timer0 Module" for operation of the Timer0 module.


14.3.3 PORTA/PORTB INTERRUPT

An input change on PORTA or PORTB change sets the RABIF (INTCON<0>) bit. The interrupt can be enabled/ disabled by setting/clearing the RABIE (INTCON<3>) bit. Plus, individual pins can be configured through the IOCA or IOCB registers.

Note: If a change on the I/O pin should occur when the read operation is being executed (start of the Q2 cycle), then the RABIF interrupt flag may not get set. See Section 4.2.3 "Interrupt-on-change" for more information.

IOC-RA0 -IOCA0 -IOC-RA1 -IOC-RA2 -IOCA2 IOC-RA3 -IOCA3 -SSPIF SSPIE IOC-RA4-IOCA4-TXIF-TXIE-IOC-RA5-IOCA5 RCIF Wake-up (If in Sleep mode)(1) RCIE IOC-RB4 -TOIF -IOCB4 TOIE -TMR2IF-TMR2IE-Interrupt to CPU INTF -IOC-RB5 -INTE IOCB5 TMR1IF RABIF TMR1IE IOC-RB6 -RABIE IOCB6 C1IF C1IE-PEIE IOC-RB7 -IOCB7 C2IF GIE C2IE ADIF ADIE EEIF EEIE Note 1: Some peripherals depend upon the system OSFIF clock for operation. Since the system clock is OSFIE suspended during Sleep, these peripherals will not wake the part from Sleep. See CCP1IF Section 14.6.1 "Wake-up from Sleep" CCP1IE-

FIGURE 14-7: INTERRUPT LOGIC



- is the same whether inst (PC) is a single cycle of a 2-cycle instruction
- 3: CLKOUT is available only in INTOSC and RC Oscillator modes.
- 4: For minimum width of INT pulse, refer to AC specifications in Section 17.0 "Electrical Specifications".
- 5: INTF is enabled to be set any time during the Q4-Q1 cycles.

TABLE 14-6:SUMMARY OF INTERRUPT REGISTERS

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
INTCON	GIE	PEIE	TOIE	INTE	RABIE	T0IF	INTF	RABIF	x000 000x	0000 000x
PIE1	—	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	-000 0000	-000 0000
PIE2	OSFIE	C2IE	C1IE	EEIE	—	_	—	—	0000	0000
PIR1	—	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	-000 0000	-000 0000
PIR2	OSFIF	C2IF	C1IF	EEIF	—		—	—	0000	0000

Legend: x = unknown, u = unchanged, - = unimplemented read as '0', q = value depends upon condition.

Shaded cells are not used by the Interrupt module.

14.4 Context Saving During Interrupts

During an interrupt, only the return PC value is saved on the stack. Typically, users may wish to save key registers during an interrupt (e.g., W and STATUS registers). This must be implemented in software.

Since the upper 16 bytes of all GPR banks are common in the PIC16F631/677/685/687/689/690 (see Figures 2-2 and 2-3), temporary holding registers, W_TEMP and STATUS_TEMP, should be placed in here. These 16 locations do not require banking and therefore, make it easier to context save and restore. The same code shown in Example 14-1 can be used to:

- Store the W register
- Store the STATUS register
- Execute the ISR code
- Restore the Status (and Bank Select Bit register)
- Restore the W register

Note: The PIC16F631/677/685/687/689/690 normally does not require saving the PCLATH. However, if computed GOTO's are used in the ISR and the main code, the PCLATH must be saved and restored in the ISR.

EXAMPLE 14-1: SAVING STATUS AND W REGISTERS IN RAM

MOVWF SWAPF CLRF MOVWF :	STATUS,W STATUS	;Copy W to TEMP register ;Swap status to be saved into W ;bank 0, regardless of current bank, Clears IRP,RP1,RP0 ;Save status to bank zero STATUS_TEMP register
:(ISR :)	;Insert user code here
SWAPF	STATUS_TEMP,W	;Swap STATUS_TEMP register into W ;(sets bank to original state)
MOVWF	STATUS	;Move W into STATUS register
SWAPF	W_TEMP,F	;Swap W_TEMP
SWAPF	W_TEMP,W	;Swap W_TEMP into W

14.5 Watchdog Timer (WDT)

The WDT has the following features:

- Operates from the LFINTOSC (31 kHz)
- Contains a 16-bit prescaler
- Shares an 8-bit prescaler with Timer0
- Time-out period is from 1 ms to 268 seconds
- · Configuration bit and software controlled

WDT is cleared under certain conditions described in Table 14-7.

14.5.1 WDT OSCILLATOR

The WDT derives its time base from the 31 kHz LFINTOSC. The LTS bit of the OSCCON register does not reflect that the LFINTOSC is enabled.

The value of WDTCON is '---0 1000' on all Resets. This gives a nominal time base of 17 ms.

Note:	When the Oscillator Start-up Timer (OST)
	is invoked, the WDT is held in Reset,
	because the WDT Ripple Counter is used
	by the OST to perform the oscillator delay
	count. When the OST count has expired,
	the WDT will begin counting (if enabled).

FIGURE 14-9: WATCHDOG TIMER BLOCK DIAGRAM




TABLE 14-7: WDT STATUS

Conditions	WDT
WDTE = 0	Cleared
CLRWDT Command	
Oscillator Fail Detected	
Exit Sleep + System Clock = T1OSC, EXTRC, INTOSC, EXTCLK	
Exit Sleep + System Clock = XT, HS, LP	Cleared until the end of OST

The WDTE bit is located in the Configuration Word register. When set, the WDT runs continuously.

When the WDTE bit in the Configuration Word register is set, the SWDTEN bit of the WDTCON register has no effect. If WDTE is clear, then the SWDTEN bit can be used to enable and disable the WDT. Setting the bit will enable it and clearing the bit will disable it.

The PSA and PS<2:0> bits of the OPTION register have the same function as in previous versions of the PIC16F631/677/685/687/689/690 Family of microcontrollers. See **Section 5.0 "Timer0 Module**" for more information.

U-0	U-0	U-0	R/W-0	R/W-1	R/W-0	R/W-0	R/W-0			
_	—	_	WDTPS3	WDTPS2	WDTPS1	WDTPS0	SWDTEN ⁽¹⁾			
bit 7				·		·	bit 0			
Legend:										
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'				
-n = Value at	POR	'1' = Bit is se	t	'0' = Bit is cle	ared	x = Bit is unk	nown			
bit 7-5	Unimplemen	ted: Read as	'0'							
bit 4-1	WDTPS<3:0>	: Watchdog T	imer Period Se	elect bits						
	Bit Value = P	rescale Rate								
	0000 = 1:32									
	0001 = 1:64									
	0010 = 1:12 0011 = 1:25	-								
		o 2 (Reset value)							
	0100 = 1.31 0101 = 1.10		-)							
	0110 = 1:20									
	0111 = 1:40	96								
	1000 = 1:81	92								
	1001 = 1:16									
	1010 = 1:32									
	1011 = 1:65									
	1100 = rese 1101 = rese									
	1110 = rese									
	1111 = reserved									
bit 0	SWDTEN: Software Enable or Disable the Watchdog Timer bit ⁽¹⁾									
	1 = WDT is turned on									
		Irned off (Rese	et value)							
	WDTE Configu	untion hit 1	there WDT is		ad inna an a atiu a					

REGISTER 14-2: WDTCON: WATCHDOG TIMER CONTROL REGISTER

Note 1: If WDTE Configuration bit = 1, then WDT is always enabled, irrespective of this control bit. If WDT Configuration bit = 0, then it is possible to turn WDT on/off with this control bit.

TABLE 14-8: SUMMARY OF WATCHDOG TIMER REGISTER

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
CONFIG ⁽¹⁾	CPD	CP	MCLRE	PWRTE	WDTE	FOSC2	FOSC1	FOSC0		_
OPTION_REG	RABPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
WDTCON				WDTPS3	WDTPS2	WSTPS1	WDTPS0	SWDTEN	0 1000	0 1000

Legend: Shaded cells are not used by the Watchdog Timer.

Note 1: See Register 14-1 for operation of all Configuration Word register bits.

14.6 Power-Down Mode (Sleep)

The Power-Down mode is entered by executing a $\ensuremath{\mathtt{SLEEP}}$ instruction.

If the Watchdog Timer is enabled:

- WDT will be cleared but keeps running.
- PD bit in the STATUS register is cleared.
- TO bit is set.
- Oscillator driver is turned off.
- I/O ports maintain the status they had before SLEEP was executed (driving high, low or highimpedance).

For lowest current consumption in this mode, all I/O pins should be either at VDD or Vss, with no external circuitry drawing current from the I/O pin and the comparators and CVREF should be disabled. I/O pins that are highimpedance inputs should be pulled high or low externally to avoid switching currents caused by floating inputs. The TOCKI input should also be at VDD or Vss for lowest current consumption. The contribution from on-chip pullups on PORTA should be considered.

The $\overline{\text{MCLR}}$ pin must be at a logic high level.

Note: It should be noted that a Reset generated by a WDT time-out does not drive MCLR pin low.

14.6.1 WAKE-UP FROM SLEEP

The device can wake-up from Sleep through one of the following events:

- 1. External Reset input on $\overline{\text{MCLR}}$ pin.
- 2. Watchdog Timer Wake-up (if WDT was enabled).
- 3. Interrupt from RA2/INT pin, PORTA change or a peripheral interrupt.

The first event will cause a device Reset. The two latter events are considered a continuation of program execution. The TO and PD bits in the STATUS register can be used to determine the cause of device Reset. The PD bit, which is set on power-up, is cleared when Sleep is invoked. TO bit is cleared if WDT Wake-up occurred.

The following peripheral interrupts can wake the device from Sleep:

- 1. TMR1 interrupt. Timer1 must be operating as an asynchronous counter.
- 2. ECCP Capture mode interrupt.
- 3. A/D conversion (when A/D clock source is FRC).
- 4. EEPROM write operation completion.
- 5. Comparator output changes state.
- 6. Interrupt-on-change.
- 7. External Interrupt from INT pin.
- 8. EUSART Break detect, I²C slave.

Other peripherals cannot generate interrupts since during Sleep, no on-chip clocks are present.

When the SLEEP instruction is being executed, the next instruction (PC + 1) is prefetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be set (enabled). Wake-up occurs regardless of the state of the GIE bit. If the GIE bit is clear (disabled), the device continues execution at the instruction after the SLEEP instruction. If the GIE bit is set (enabled), the device executes the instruction after the SLEEP instruction, then branches to the interrupt address (0004h). In cases where the execution of the instruction following SLEEP is not desirable, the user should have a NOP after the SLEEP instruction.

Note:	If the global interrupts are disabled (GIE is
	cleared), but any interrupt source has both
	its interrupt enable bit and the
	corresponding interrupt flag bits set, the
	device will immediately wake-up from
	Sleep. The SLEEP instruction is completely
	executed.

The WDT is cleared when the device wakes up from Sleep, regardless of the source of wake-up.


14.6.2 WAKE-UP USING INTERRUPTS

When global interrupts are disabled (GIE cleared) and any interrupt source has both its interrupt enable bit and interrupt flag bit set, one of the following will occur:

- If the interrupt occurs before the execution of a SLEEP instruction, the SLEEP instruction will complete as a NOP. Therefore, the WDT and WDT prescaler and postscaler (if enabled) will not be cleared, the TO bit will not be set and the PD bit will not be cleared.
- If the interrupt occurs during or after the execution of a SLEEP instruction, the device will immediately wake-up from Sleep. The SLEEP instruction will be completely executed before the wake-up. Therefore, the WDT and WDT prescaler and postscaler (if enabled) will be cleared, the TO bit will be set and the PD bit will be cleared.

Even if the flag bits were checked before executing a SLEEP instruction, it may be possible for flag bits to become set before the SLEEP instruction completes. To determine whether a SLEEP instruction executed, test the PD bit. If the PD bit is set, the SLEEP instruction was executed as a NOP.

To ensure that the WDT is cleared, a CLRWDT instruction should be executed before a SLEEP instruction.



- **3:** GIE = 1 assumed. In this case after wake-up, the processor jumps to 0004h. If GIE = 0, execution will continue in-line.
- 4. CLKOLIT is not subject to VT HS LD as EC Oscillator mades but a base for their sectors
 - 4: CLKOUT is not available in XT, HS, LP or EC Oscillator modes, but shown here for timing reference.

WAKE-UP FROM SLEEP THROUGH INTERRUPT

14.7 Code Protection

FIGURE 14-10:

If the code protection bit(s) have not been programmed, the on-chip program memory can be read out using ICSP^{TM} for verification purposes.

Note:	The entire data EEPROM and Flash
	program memory will be erased when the
	code protection is switched from on to off.
	See the "PIC12F6XX/16F6XX Memory
	Programming Specification" (DS41204)
	for more information.

14.8 ID Locations

Four memory locations (2000h-2003h) are designated as ID locations where the user can store checksum or other code identification numbers. These locations are not accessible during normal execution but are readable and writable during Program/Verify mode. Only the Least Significant seven bits of the ID locations are used.

14.9 In-Circuit Serial Programming

The PIC16F631/677/685/687/689/690 microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data and three other lines for:


- power
- ground
- programming voltage

This allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

The device is placed into a Program/Verify mode by holding the RA0/AN0/C1IN+/ICSPDAT/ULPWU and RA1/AN1/C12IN-/VREF/ICSPCLK pins low, while raising the MCLR (VPP) pin from VIL to VIHH. See the "PIC12F6XX/16F6XX Memory Programming Specification" (DS41204) for more information. RA0 becomes the programming data and RA1 becomes the programming clock. Both RA0 and RA1 are Schmitt Trigger inputs in this mode.

After Reset, to place the device into Program/Verify mode, the Program Counter (PC) is at location 00h. A 6-bit command is then supplied to the device. Depending on the command, 14 bits of program data are then supplied to or from the device, depending on whether the command was a load or a read. For complete details of serial programming, please refer to the "*PIC12F6XX/16F6XX Memory Programming Specification*" (DS41204).

A typical In-Circuit Serial Programming connection is shown in Figure 14-11.



15.0 INSTRUCTION SET SUMMARY

The PIC16F690 instruction set is highly orthogonal and is comprised of three basic categories:

- Byte-oriented operations
- Bit-oriented operations
- Literal and control operations

Each PIC16 instruction is a 14-bit word divided into an **opcode**, which specifies the instruction type and one or more **operands**, which further specify the operation of the instruction. The formats for each of the categories is presented in Figure 15-1, while the various opcode fields are summarized in Table 15-1.

Table 15-2 lists the instructions recognized by the MPASMTM assembler.

For **byte-oriented** instructions, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator specifies which file register is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the W register. If 'd' is one, the result is placed in the file register specified in the instruction.

For **bit-oriented** instructions, 'b' represents a bit field designator, which selects the bit affected by the operation, while 'f' represents the address of the file in which the bit is located.

For **literal and control** operations, 'k' represents an 8-bit or 11-bit constant, or literal value.

One instruction cycle consists of four oscillator periods; for an oscillator frequency of 4 MHz, this gives a normal instruction execution time of 1 μ s. All instructions are executed within a single instruction cycle, unless a conditional test is true, or the program counter is changed as a result of an instruction. When this occurs, the execution takes two instruction cycles, with the second cycle executed as a NOP.

All instruction examples use the format ' $0 \pm h$ ' to represent a hexadecimal number, where 'h' signifies a hexadecimal digit.

15.1 Read-Modify-Write Operations


Any instruction that specifies a file register as part of the instruction performs a Read-Modify-Write (RMW) operation. The register is read, the data is modified, and the result is stored according to either the instruction, or the destination designator 'd'. A read operation is performed on a register even if the instruction writes to that register.

For example, a CLRF PORTA instruction will read PORTA, clear all the data bits, then write the result back to PORTA. This example would have the unintended consequence of clearing the condition that set the RAIF flag.

TABLE 15-1: OPCODE FIELD DESCRIPTIONS

Field	Description
f	Register file address (0x00 to 0x7F)
W	Working register (accumulator)
b	Bit address within an 8-bit file register
k	Literal field, constant data or label
x	Don't care location (= 0 or 1). The assembler will generate code with $x = 0$. It is the recommended form of use for compatibility with all Microchip software tools.
d	Destination select; $d = 0$: store result in W, d = 1: store result in file register f. Default is d = 1.
PC	Program Counter
TO	Time-out bit
С	Carry bit
DC	Digit carry bit
Z	Zero bit
PD	Power-down bit

FIGURE 15-1: GENERAL FORMAT FOR INSTRUCTIONS



Operands Image Lsb Affected BYTE-ORIENTED FILE REGISTER OPERATIONS ADDWF f, d Add W and f 1 00 0101 dfff ffff Z ANDWF f, d AND W with f 1 00 0001 dfff ffff Z C C Z C C Z C R ANDWF f, d AND W with f 1 00 0001 dfff ffff Z C	Nator	Status		14-Bit Opcode			Qualas	Deseriation	Mnemonic,		
ADDWF f, d Add W and f 1 00 0111 dfff ffff C, D, Z ANDWF f, d AND W with f 1 00 0101 dfff ffff Z CLRF f Clear f 1 00 0001 lfff ffff Z CLRW - Clear W 1 00 0010 dxxxxx Z COMF f, d Decrement f, Skip if 0 1(2) 00 1011 dfff fff DECFS f, d Increment f, Skip if 0 1(2) 00 1011 dfff ffff INCFSZ f, d Increment f, Skip if 0 1(2) 00 111 dfff ffff INCFSZ f, d Inclusive OR W with f 1 00 0000 dfff ffff MOVF f, d Rotate Left fthrough Carry 1 00 1000 dfff ffff C SUBWF f, d SubtractW from f 1 00	Notes	Affected	LSb			MSb	Cycles	Description		•	
ANDWF f, d AND W with f 1 00 0101 dfff ffff Z CLRF f Clear f 1 00 0001 1fff ffff Z CLRW - Clear W 1 00 0001 dfff ffff Z COMF f, d Decrement f 1 00 1011 dfff ffff Z DECFS f, d Decrement f, Skip if 0 1(2) 00 1011 dfff ffff Z INCF f, d Increment f, Skip if 0 1(2) 00 1111 dff ffff Z INCFSZ f, d Increment f, Skip if 0 1(2) 00 111 dff ffff Z MOVF f, d Increment f 1 00 000 dff ffff Z MOVF f, d Increment f 1 00 000 dff ffff Z MOVF f, d Notate Left through Carry<	BYTE-ORIENTED FILE REGISTER OPERATIONS										
CLRF f Clear f Clear f 1 00 0001 lfff ffff Z CURW - Clear W 1 00 0001 0xxx xxxx Z COMF f, d Decrement f 1 00 0011 dfff ffff Z DECF f, d Decrement f, Skip if 0 1(2) 00 1011 dfff ffff Z INCFSZ f, d Increment f, Skip if 0 1(2) 00 1111 dfff ffff Z INCFSZ f, d Increment f, Skip if 0 1(2) 00 1111 dfff ffff Z MOVF f, d Move f 1 00 1000 dfff ffff Z MOVF f, d Move f 1 00 1000 dfff ffff Z MOVF f, d Rotate Left fthrough Carry 1 00 1010 dfff ffff C D C, DC, Z	1, 2	C, DC, Z	ffff	dfff	0111	00	1	Add W and f	-	ADDWF	
CLRW - Clear W 1 00 0001 0xxx xxxx Z COMF f, d Complement f 1 00 0001 dfff fff Z DECF f, d Decrement f, Skip if 0 1(2) 00 1011 dfff ffff Z INCFS f, d Increment f 1 00 1010 dfff ffff Z INCFSZ f, d Increment f, Skip if 0 1(2) 00 1111 dfff Ffff Z MOVF f, d Move f 1 00 0000 dfff Ffff Z MOVWF f Move V to f 1 00 0000 usto 0000 R 00000 0000 0000 R 00000 0000 0000 R C, DC, Z SUBWF f, d Rotate Left fthrough Carry 1 00 1000 dfff ffff C DC, Z S SUBWF f, d Subract W f	1, 2	Z	ffff	dfff	0101	00	1	AND W with f	=	ANDWF	
COMF f, d Complement f 1 00 1001 dfff ffff Z DECFSZ f, d Decrement f Skip if 0 1(2) 00 1011 dfff ffff Z INCF f, d Increment f, Skip if 0 1(2) 00 1010 dfff ffff Z INCFSZ f, d Increment f, Skip if 0 1(2) 00 1111 dfff ffff Z INCFSZ f, d Increment f, Skip if 0 1(2) 00 1111 dfff ffff Z MOVF f, d Move f 1 00 1000 dfff ffff Z MOVF f, d Rotate Left fhrough Carry 1 00 1100 dfff ffff C R, D, DE C, DC, Z SUBWF f, d Subtract W from f 1 00 1100 dfff ffff Z XORWF f, d Bit Clear f 1 01 00bb bfff fffff <td>2</td> <td>Z</td> <td>ffff</td> <td>lfff</td> <td>0001</td> <td>00</td> <td>1</td> <td>Clear f</td> <td></td> <td>CLRF</td>	2	Z	ffff	lfff	0001	00	1	Clear f		CLRF	
DECF f, d Decrement f, Skip if 0 1 00 0011 dfff ffff Z INCF f, d Increment f, Skip if 0 1(2) 00 1011 dfff ffff Z INCFSZ f, d Increment f, Skip if 0 1(2) 00 1010 dfff ffff Z INCFSZ f, d Increment f, Skip if 0 1(2) 00 1111 dfff ffff Z INCFSZ f, d Increment f, Skip if 0 1(2) 00 1111 dfff ffff Z INCWF f, d Increment f, Skip if 0 1 00 0000 dfff ffff Z MOVF f, d Move f 1 00 0000 dfff ffff Z MOVF f, d Rotate Left fhrough Carry 1 00 1100 dfff ffff C D DC, Z DC, Z SWAPF f, d Subtract W from f 1 00 1100 dfff ffff Z Z SUBWF f, d Subtract W from f <td></td> <td>Z</td> <td>xxxx</td> <td>0xxx</td> <td>0001</td> <td>00</td> <td>1</td> <td>Clear W</td> <td></td> <td>CLRW</td>		Z	xxxx	0xxx	0001	00	1	Clear W		CLRW	
DECFSZ f, d Decrement f, Skip if 0 1(2) 00 1011 dfff ffff INCF f, d Increment f 1 00 1010 dfff ffff INCFSZ f, d Increment f, Skip if 0 1(2) 00 1111 dfff ffff INCFSZ f, d Increment f, Skip if 0 1(2) 00 1111 dfff ffff INCFSZ f, d Increment f, Skip if 0 1(2) 00 1111 dfff ffff INCFSZ f, d Increment f, Skip if 0 1(2) 00 1111 dfff Z MOVF f, d Move f 1 00 0000 dfff Z MOVF f Move f 1 00 1100 dfff Gff NOP - No Operation 1 00 100 dfff Gff C C, DC, Z SUBWF f, d Subract W from f 1 01 010 010	1, 2	Z	ffff	dfff	1001	00	1	Complement f		COMF	
INCF f, d Increment f, Skip if 0 1 00 1010 dfff fff Z INCFSZ f, d Increment f, Skip if 0 1(2) 00 1111 dfff fff Z IORWF f, d Inclusive OR W with f 1 00 0100 dfff fff Z MOVF f Move W to f 1 00 0000 0xx0 0000 RLF f, d Rotate Left through Carry 1 00 1100 dfff C C, DC, Z SUBWF f, d Subtract W from f 1 00 1100 dfff C, DC, Z SWAPF f, d Subtract W from f 1 00 1100 dfff C, DC, Z SWAPF f, d Subtract W from f 1 00 100 bff ffff Z SWAPF f, d Bit Clear f 1 01 00bb bfff fff Z BCF f, b Bit Test f, Skip	1, 2	Z	ffff	dfff	0011	00	1	Decrement f		DECF	
INCFSZ f, d Increment f, Skip if 0 1(2) 00 1111 dfff ffff IORWF f, d Inclusive OR W with f 1 00 0100 dfff ffff Z MOVF f, d Move f 1 00 1000 dfff ffff Z MOVWF f Move f 1 00 1000 dfff ffff Z MOVWF f Move W to f 1 00 1000 dfff ffff Z NOP - No Operation 1 00 1010 dfff ffff C REF f, d Rotate Right fthrough Carry 1 00 1100 dfff fffff C C, DC, Z SUBWF f, d Exclusive OR W with f 1 00 0100 dfff fffff Z SUBWF f, d Exclusive OR W with f 1 01 00bb bfff ffff Z SUBWF	1, 2, 3		ffff	dfff	1011	00	1 (2)	Decrement f, Skip if 0	Z	DECFSZ	
IORWF f, d Inclusive OR W with f 1 00 0100 dfff ffff Z MOVF f, d Move f 1 00 1000 dfff ffff Z MOVWF f Move W to f 1 00 0000 dfff ffff Z MOV f Move W to f 1 00 0000 0x00 0000 NOP - No Operation 1 00 0101 dfff ffff C RF f, d Rotate Left fthrough Carry 1 00 1100 dfff ffff C C, DC, Z SUBWF f, d Subract W from f 1 00 1100 dfff fffff Z SUBWF f, d Exclusive OR W with f 1 00 1100 dfff fffff Z SUBWF f, d Exclusive OR W with f 1 01 010bb bfff fffff Z SUP Ft, b <td>1, 2</td> <td>Z</td> <td>ffff</td> <td>dfff</td> <td>1010</td> <td>00</td> <td>1</td> <td>Increment f</td> <td></td> <td>INCF</td>	1, 2	Z	ffff	dfff	1010	00	1	Increment f		INCF	
IORWF f, d Inclusive OR W with f 1 00 0100 dfff ffff Z MOVF f, d Move f 1 00 1000 dfff ffff Z MOVWF f Move W to f 1 00 0000 lfff ffff Z MOVWF f Move W to f 1 00 0000 lfff ffff Z MOVP - No Operation 1 00 0000 0xx0 0000 RRF f, d Rotate Left fthrough Carry 1 00 1100 dfff ffff C C, DC, Z SUBWF f, d Swap nibbles in f 1 00 0110 dfff fffff Z XORWF f, d Bit Celar f 1 00 010 010b bfff fffff Z SUBWF f, d Swap nibbles in f 1 01 010b bfff fffff Z SUFORIENTED FILE REGISTER OPERATIONS </td <td>1, 2, 3</td> <td></td> <td>ffff</td> <td>dfff</td> <td>1111</td> <td>00</td> <td>1(2)</td> <td>Increment f, Skip if 0</td> <td>2</td> <td>INCFSZ</td>	1, 2, 3		ffff	dfff	1111	00	1 (2)	Increment f, Skip if 0	2	INCFSZ	
MOVWF f Move W to f 1 00 0000 1fff ffff NOP - No Operation 1 00 0000 0xx0 0000 RLF f, d Rotate Left f through Carry 1 00 1101 dfff ffff C RRF f, d Subtract W from f 1 00 1010 dfff ffff C C, DC, Z SUBWF f, d Swap nibbles in f 1 00 0110 dfff ffff Z SUBWF f, d Exclusive OR W with f 1 00 0110 dfff ffff Z SUBWF f, d Exclusive OR W with f 1 01 00bb bfff ffff Z BEF f, b Bit Clear f 1 1 01 00bb bfff ffff Z DEF f, b Bit Test f, Skip if Clear 1 1 11 11bb bfff ffff Z Z <	1, 2	Z	ffff	dfff	0100	00		Inclusive OR W with f		IORWF	
NOP - No Operation 1 00 0000 0xx0 0000 RLF f, d Rotate Left f through Carry 1 00 1100 dfff ffff C RRF f, d Subtract W from f 1 00 100 dfff ffff C SUBWF f, d Subtract W from f 1 00 0100 dfff ffff C C, DC, Z SWAPF f, d Exclusive OR W with f 1 00 0110 dfff fffff Z BIT-ORIENTED FILE REGISTER OPERATIONS BCF f, b Bit Clear f 1 01 00bb bfff ffff BTFSC f, b Bit Test f, Skip if Clear 1 1 11 10bb bfff ffff BTFSS f, b Bit Test f, Skip if Set 1 11 111 100 kkkkkkkk Z ADDLW k Add literal and W 1 11 1100 kkkkkkkkkk	1, 2	Z	ffff	dfff	1000	00	1	Move f		MOVF	
RLF f, d Rotate Left f through Carry 1 00 1101 dfff ffff C RRF f, d Rotate Right f through Carry 1 00 1100 dfff ffff C<			ffff	lfff	0000	00	1	Move W to f	F	MOVWF	
RRF f, d Rotate Right f through Carry 1 00 1100 dfff ffff C C, DC, Z SUBWF f, d Subtract W from f 1 00 0110 dfff fffff Z SWAPF f, d Swap nibbles in f 1 00 0110 dfff fffff Z BIT-ORIENTED FILE REGISTER OPERATIONS BCF f, b Bit Clear f 1 01 01bb bfff ffff Z BIT-ORIENTED FILE REGISTER OPERATIONS BSF f, b Bit Clear f 1 01 01bb bfff ffff Z BTFSC f, b Bit Test f, Skip if Clear 1 1 11 11bb bfff ffff BTFSS f, b Bit Test f, Skip if Set 1 1 11 111bb bfff ffff Z ADDLW k Add literal and W 1 1 11 101 kkkk kkkk Z Z Z			0000	0xx0	0000	00	1	No Operation		NOP	
SUBWF f, d Subtract W from f 1 00 0010 dfff ffff C, DC, Z SWAPF f, d Swap nibbles in f 1 00 0110 dfff fffff Z XORWF f, d Exclusive OR W with f 1 01 00 0110 dfff fffff Z BIT-ORIENTED FILE REGISTER OPERATIONS BCF f, b Bit Clear f 1 01 00bb bfff ffff Z BSF f, b Bit Test f, Skip if Clear 1 1 01 00bb bfff ffff Z ADDLW k Add literal and W 1 11 111 101 kkkk kkkk Z ADDLW k Add literal with W 1 1 11 101 kkkk kkkk Z CALL k Call Subroutine 2 10 0kkk kkkkk Z GOTO k Go to address 2 10 11k	1, 2	С	ffff	dfff	1101	00	1	Rotate Left f through Carry		RLF	
SWAPF XORWFf, dSwap nibbles in f Exclusive OR W with f1001110dfffffff ffffZBIT-ORIENTED FILE REGISTER OPERATIONSBCF BSFf, bBit Clear f Bit Set f10100bbbffffffff ffffBTFSC FFSSf, bBit Test f, Skip if Clear Bit Test f, Skip if Set10111bbbfffffffLITERAL AND CONTROL OPERATIONSADDLWkAdd literal and W AND literal with W111111xkkkkkkkk kkkk KkkkC, DC, Z ZADDLWkAdd literal and W AND literal with W11111111xkkkk kkkk kkkkZClear Watchdog Timer1000000011001001TO, PD TO, PDGOTOkGo to address IORLW2101100xxkkkk kkkk kkkkZMOVLWkInclusive OR literal with W11100xxkkkk kkkk kkkkZMOVLWkMove literal to W11101xxkkkk kkkk kkkkZMOVLWkReturn from interrupt200000000001001RETHE-Return from Subroutine21101xxkkkk kkkk-MOVLWkReturn from Subroutine20000001000-	1, 2	С	ffff	dfff	1100	00	1	Rotate Right f through Carry		RRF	
XORWFf, dExclusive OR W with f1000110dfffffffZBIT-ORIENTED FILE REGISTER OPERATIONSBCFf, bBit Clear f10100bbbfffffffFfffBSFf, bBit Set f10101bbbfffffffFfffBTFSCf, bBit Test f, Skip if Clear1 (2)0110bbbfffffffBTFSSf, bBit Test f, Skip if Set1 (2)0111bbbfffffffLITERAL AND CONTROL OPERATIONSADDLWkAdd literal and W111111 111xkkkkkkkkZCITERAL AND CONTROL OPERATIONSADDLWkAdd literal and W111111 111xkkkkkkkkZADDLWkAdd literal and W11111001kkkkkkkkZCLRWDT-Clear Watchdog Timer100000001001TO, PDGOTOkGo to address2101kkkkkkkkkkkZMOVLWkInclusive OR literal with W1111000kkkkkkkkZMOVLWkReturn from interrupt200000000001001-RETLE-Return from interrupt200000000001000-RETURN-Return from Subroutine2000000000001	1, 2	C, DC, Z	ffff	dfff	0010	00	1		-	SUBWF	
BIT-ORIENTED FILE REGISTER OPERATIONS BCF f, b Bit Clear f 1 01 00bb bfff ffff BSF f, b Bit Set f 1 01 01bb bfff ffff BTFSC f, b Bit Test f, Skip if Clear 1 1 01 10bb bfff ffff BTFSS f, b Bit Test f, Skip if Set 1 12 01 11bb bfff ffff LITERAL AND CONTROL OPERATIONS ADDLW k Add literal and W 1 11 111x kkkk kkkk Z ANDLW k Add literal with W 1 1 11 1001 kkkk Z Z CALL k Call Subroutine 2 10 0kkk kkkk Z Z GOTO k Go to address 2 10 11kkk 1000 kkkk Z IORLW k Inclusive OR literal with W 1 11 1000 kkkk Z MOVLW k Move literal to	1, 2		ffff	dfff	1110	00	1	Swap nibbles in f		SWAPF	
BCFf, bBit Clear f10100bbbfffffffBSFf, bBit Set f10101bbbfffffffBTFSCf, bBit Test f, Skip if Clear110110bbbfffffffBTFSSf, bBit Test f, Skip if Set11110bbbfffffffLITERAL AND CONTROL OPERATIONSADDLWkAdd literal and W111111111xkkkkkkkkZADDLWkAdd literal with W1111001kkkkkkkkZZADDLWkAdd literal with W1111001kkkkkkkkZZCALLkCall Subroutine2100kkkkkkkKkkkZGOTOkGo to address2101kkkkkkkKkkkZIORLWkInclusive OR literal with W1111000kkkkZMOVLWkMove literal to W1110000000001001RETFIE–Return from interrupt200000000001001RETLWkReturn with literal in W21101xxkkkkkkkkRETURN–Return from Subroutine20000000000000	1, 2	Z	ffff	dfff	0110	00	1	Exclusive OR W with f	=	XORWF	
BSFf, bBit Set f10101bbbfffffffBTFSCf, bBit Test f, Skip if Clear1 (2)0110bbbfffffffBTFSSf, bBit Test f, Skip if Set1 (2)0111bbbfffffffLITERAL AND CONTROL OPERATIONSADDLWkAdd literal and W111111kkkkkkZANDLWkAdd literal with W1111001kkkkkkZCALLkCall Subroutine2100kkkkkkkkkkZGOTOkGo to address2101kkkkkkkKkkkZIORLWkInclusive OR literal with W1111000kkkkkkkkZMOVLWkMove literal to W1111000kkkkZRETFIE-Return from interrupt20000001001LRETLWkReturn with literal in W21101xxkkkk					IS	RATION		BIT-ORIENTED FILE REGIST			
BTFSC BTFSSf, bBit Test f, Skip if Clear Bit Test f, Skip if Set1 (2) 1 (2)0110bbbfffffffLITERAL AND CONTROL OPERATIONSLITERAL AND CONTROL OPERATIONSADDLW ANDLWkAdd literal and W111111111xkkkkkkkkC, DC, ZANDLW CALLkCall Subroutine1111001kkkkkkkkZCLRWDT OGTO GOTOClear Watchdog Timer100000001100100TO, PDGOTO GOTO KGo to address2101kkkkkkkKkkkZIORLW KInclusive OR literal with W1111000kkkkkkkkZMOVLW RETFIE RETURNReturn from interrupt RETURN200000000001001RETURN RETURNReturn from Subroutine200000000001000	1, 2		ffff	bfff	00bb	01	1	Bit Clear f		BCF	
BTFSSf, bBit Test f, Skip if Set1 (2)0111bbbfffffffLITERAL AND CONTROL OPERATIONSADDLWkAdd literal and W111111111xkkkkkkkkZANDLWkAND literal with W1111001kkkkkkkkZCALLkCall Subroutine2100kkkkkkkkkkkZCLRWDT-Clear Watchdog Timer100000001100100TO, PDGOTOkGo to address2101kkkkkkkkkkkZIORLWkInclusive OR literal with W1111000kkkkkkkkZMOVLWkMove literal to W111000000001001RETFIERETFIE-Return from interrupt200000000001001LRETLWkReturn with literal in W21101xxkkkkLRETURN-Return from Subroutine200000000001000	1, 2		ffff	bfff	01bb	01	1	Bit Set f		BSF	
LITERAL AND CONTROL OPERATIONSADDLWkAdd literal and W111111 xkkkkkkkkkANDLWkAND literal with W1111001 kkkkkkkkkkZCALLkCall Subroutine2100kkkkkkkkkkkZCLRWDT-Clear Watchdog Timer100000001100100TO, PDGOTOkGo to address2101kkkkkkkkkkkZIORLWkInclusive OR literal with W1111000kkkkkkkkZMOVLWkMove literal to W11100xxkkkkkkkkZRETFIE-Return from interrupt20000001001RETFIERETLWkReturn with literal in W21101xxkkkkkkkkRETURN-Return from Subroutine20000001000-	3		ffff	bfff	10bb	01	1 (2)	Bit Test f, Skip if Clear		BTFSC	
ADDLWkAdd literal and W111111 x kkkk kkkkC, DC, ZANDLWkAND literal with W1111001 kkkk kkkkZCALLkCall Subroutine2100kkk kkkk kkkkZCLRWDT-Clear Watchdog Timer100000001100100GOTOkGo to address2101kkk kkkk kkkkZIORLWkInclusive OR literal with W1111000 kkkk kkkkZMOVLWkMove literal to W1110000000001001RETFIE-Return from interrupt200000000001001RETLWkReturn with literal in W21101xx kkkk kkkk-RETURN-Return from Subroutine20000000000-	3		ffff	bfff	11bb	01	1 (2)	Bit Test f, Skip if Set		BTFSS	
ANDLW k AND literal with W 1 11 1001 kkkk kkkk Z CALL k Call Subroutine 2 10 0kkk kkkk kkkk Z CLRWDT - Clear Watchdog Timer 1 00 0000 0110 0100 TO, PD GOTO k Go to address 2 10 1kkk kkkk kkkk Z IORLW k Inclusive OR literal with W 1 11 1000 kkkk kkkk Z MOVLW k Move literal to W 1 11 000 0000 1001 KKkk Kkkk Z RETFIE - Return from interrupt 2 00 0000 0001 1001 RETLW k Return with literal in W 2 11 01xx kkkk kkkk						IONS	OPERAT	LITERAL AND CONTROL			
CALL k Call Subroutine 2 10 0kkk kkkk Z IO		C, DC, Z	kkkk	kkkk	111x	11	1	Add literal and W	/	ADDLW	
CLRWDT - Clear Watchdog Timer 1 00 0000 0110 0100 TO, PD GOTO k Go to address 2 10 1kkk kkkk Z 10 1kkk kkkk kkkk Z MOVLW K Move literal to W 1 11 0000 0000 1001 KKkk Kkkk Z MOVLW K Return from interrupt 2 00 0000 0000 1001 FD K KKkk Kkkk Kkkk Z MOVLW K Keturn with literal in W 1 11 01xx kkkkk kkkkk Kkkk Kkkkk KKkkk KKkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkk		Z	kkkk	kkkk	1001	11	1	AND literal with W	/	ANDLW	
GOTO k Go to address 2 10 1kkk kkkk kkkk IORLW k Inclusive OR literal with W 1 11 1000 kkkk kkkk Z MOVLW k Move literal to W 1 11 00xx kkkk kkkk Z RETFIE - Return from interrupt 2 00 0000 1001 RETLW k Return with literal in W 2 11 01xx kkkk kkkk RETURN - Return from Subroutine 2 00 0000 1000			kkkk	kkkk	0kkk	10	2	Call Subroutine		CALL	
IORLW k Inclusive OR literal with W 1 11 1000 kkk kkkk Z MOVLW k Move literal to W 1 11 00xx kkkk kkkk Z RETFIE - Return from interrupt 2 00 0000 0001 I001 RETLW k Return with literal in W 2 11 01xx kkkk kkkk RETURN - Return from Subroutine 2 00 0000 1000		TO, PD	0100	0110	0000	00	1	Clear Watchdog Timer	т	CLRWDT	
MOVLW k Move literal to W 1 11 00xx kkkk kkkk RETFIE - Return from interrupt 2 00 0000 0001 1001 RETLW k Return with literal in W 2 11 01xx kkkk kkkk RETURN - Return from Subroutine 2 00 0000 1000			kkkk	kkkk	1kkk	10	2	Go to address		GOTO	
RETFIE - Return from interrupt 2 00 0000 0001 1001 RETLW k Return with literal in W 2 11 01xx kkkk kkkk RETURN - Return from Subroutine 2 00 0000 1000		Z	kkkk	kkkk	1000	11	1	Inclusive OR literal with W		IORLW	
RETLW k Return with literal in W 2 11 01xx kkkk kkkk RETURN - Return from Subroutine 2 00 0000 1000			kkkk	kkkk	00xx	11	1	Move literal to W	V	MOVLW	
RETURN – Return from Subroutine 2 00 0000 1000			1001	0000	0000	00	2	Return from interrupt		RETFIE	
			kkkk	kkkk	01xx	11	2	Return with literal in W		RETLW	
			1000	0000	0000	00	2	Return from Subroutine	N	RETURN	
		TO, PD	0011	0110	0000	00	1	Go into Standby mode		SLEEP	
SUBLW k Subtract w from literal 1 11 110x kkkk kkkk C, DC, Z		· · ·	kkkk		110x	11	1		1	SUBLW	
XORLW k Exclusive OR literal with W 1 11 1010 kkkk Kkkk Z			kkkk	kkkk	1010	11	1	Exclusive OR literal with W	/	XORLW	

TABLE 15-2: PIC16F684 INSTRUCTION SET

Note 1: When an I/O register is modified as a function of itself (e.g., MOVF GPIO, 1), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and where applicable, d = 1), the prescaler will be cleared if assigned to the Timer0 module.

3: If the Program Counter (PC) is modified, or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

15.2 Instruction Descriptions

ADDLW	Add literal and W
Syntax:	[label] ADDLW k
Operands:	$0 \leq k \leq 255$
Operation:	$(W) + k \to (W)$
Status Affected:	C, DC, Z
Description:	The contents of the W register are added to the 8-bit literal 'k' and the result is placed in the W register.

BCF	Bit Clear f
Syntax:	[<i>label</i>]BCF f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	$0 \rightarrow (f < b >)$
Status Affected:	None
Description:	Bit 'b' in register 'f' is cleared.

ADDWF	Add W and f
Syntax:	[label] ADDWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(W) + (f) \rightarrow (destination)
Status Affected:	C, DC, Z
Description:	Add the contents of the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

BSF	Bit Set f
Syntax:	[<i>label</i>]BSF f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	$1 \rightarrow (f < b >)$
Status Affected:	None
Description:	Bit 'b' in register 'f' is set.

ANDLW	AND literal with W
Syntax:	[label] ANDLW k
Operands:	$0 \leq k \leq 255$
Operation:	(W) .AND. (k) \rightarrow (W)
Status Affected:	Z
Description:	The contents of W register are AND'ed with the 8-bit literal 'k'. The result is placed in the W reg- ister.

BTFSC	Bit Test f, Skip if Clear
Syntax:	[label] BTFSC f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	skip if (f) = 0
Status Affected:	None
Description:	If bit 'b' in register 'f' is '1', the next instruction is executed. If bit 'b' in register 'f' is '0', the next instruction is discarded, and a NOP is executed instead, making this a 2-cycle instruction.

Syntax:	[<i>label</i>] ANDWF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(W) .AND. (f) \rightarrow (destination)
Status Affected:	Z
Description:	AND the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

AND W with f

ANDWF

BTFSS	Bit Test f, Skip if Set
Syntax:	[label] BTFSS f,b
Operands:	$0 \le f \le 127$ $0 \le b < 7$
Operation:	skip if (f) = 1
Status Affected:	None
Description:	If bit 'b' in register 'f' is '0', the next instruction is executed. If bit 'b' is '1', then the next instruction is discarded and a NOP is executed instead, making this a 2-cycle instruction.

CLRWDT	Clear Watchdog Timer
Syntax:	[label] CLRWDT
Operands:	None
Operation:	$\begin{array}{l} \text{00h} \rightarrow \text{WDT} \\ 0 \rightarrow \text{WDT prescaler,} \\ 1 \rightarrow \overline{\text{TO}} \\ 1 \rightarrow \text{PD} \end{array}$
Status Affected:	TO, PD
Description:	CLRWDT instruction resets the Watchdog Timer. It also resets the prescaler of the WDT. Status bits TO and PD are set.

CALL	Call Subroutine
Syntax:	[<i>label</i>] CALL k
Operands:	$0 \le k \le 2047$
Operation:	(PC)+ 1 \rightarrow TOS, k \rightarrow PC<10:0>, (PCLATH<4:3>) \rightarrow PC<12:11>
Status Affected:	None
Description:	Call Subroutine. First, return address (PC + 1) is pushed onto the stack. The 11-bit immediate address is loaded into PC bits <10:0>. The upper bits of the PC are loaded from PCLATH. CALL is a 2-cycle instruction.

COMF	Complement f
Syntax:	[<i>label</i>] COMF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	$(\bar{f}) \rightarrow (destination)$
Status Affected:	Z
Description:	The contents of register 'f' are complemented. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f'.

CLRF	Clear f
Syntax:	[label] CLRF f
Operands:	$0 \leq f \leq 127$
Operation:	$\begin{array}{l} 00h \rightarrow (f) \\ 1 \rightarrow Z \end{array}$
Status Affected:	Z
Description:	The contents of register 'f' are cleared and the Z bit is set.

CLRW	Clear W
Syntax:	[label] CLRW
Operands:	None
Operation:	$\begin{array}{l} 00h \rightarrow (W) \\ 1 \rightarrow Z \end{array}$
Status Affected:	Z
Description:	W register is cleared. Zero bit (Z) is set.

DECF	Decrement f
Syntax:	[label] DECF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(f) - 1 \rightarrow (destination)
Status Affected:	Z
Description:	Decrement register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

© 2005-2015 Microchip Technology Inc.

DECFSZ	Decrement f, Skip if 0
Syntax:	[label] DECFSZ f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(f) - 1 \rightarrow (destination); skip if result = 0
Status Affected:	None
Description:	The contents of register 'f' are decremented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'. If the result is '1', the next instruction is executed. If the result is '0', then a NOP is executed instead, making it a 2-cycle instruction.

Syntax:	[label] INCFSZ f,d	
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$	
Operation:	(f) + 1 \rightarrow (destination), skip if result = 0	
Status Affected:	None	
Description:	None The contents of register 'f' are incremented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'. If the result is '1', the next instruction is executed. If the result is '0', a NOP is executed instead, making it a 2-cycle instruction.	

Increment f, Skip if 0

INCFSZ

GOTO	Unconditional Branch
Syntax:	[<i>label</i>] GOTO k
Operands:	$0 \le k \le 2047$
Operation:	$k \rightarrow PC<10:0>$ PCLATH<4:3> \rightarrow PC<12:11>
Status Affected:	None
Description:	GOTO is an unconditional branch. The 11-bit immediate value is loaded into PC bits <10:0>. The upper bits of PC are loaded from PCLATH<4:3>. GOTO is a 2-cycle instruction.

IORLW	Inclusive OR literal with W
Syntax:	[<i>label</i>] IORLW k
Operands:	$0 \leq k \leq 255$
Operation:	(W) .OR. $k \rightarrow$ (W)
Status Affected:	Z
Description:	The contents of the W register are OR'ed with the 8-bit literal 'k'. The result is placed in the W register.

INCF	Increment f	
Syntax:	[label] INCF f,d	
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$	
Operation:	(f) + 1 \rightarrow (destination)	
Status Affected:	Z	
Description:	The contents of register 'f' are incremented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.	

IORWF	Inclusive OR W with f
Syntax:	[<i>label</i>] IORWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(W) .OR. (f) \rightarrow (destination)
Status Affected:	Z
Description:	Inclusive OR the W register with register 'f'. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.

MOVF	Move f
Syntax:	[label] MOVF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(f) \rightarrow (dest)
Status Affected:	Z
Description:	The contents of register 'f' is moved to a destination dependent upon the status of 'd'. If $d = 0$, destination is W register. If $d = 1$, the destination is file register 'f' itself. $d = 1$ is useful to test a file register since status flag Z is affected.
Words:	1
Cycles:	1
Example:	MOVF FSR, 0
	After Instruction W = value in FSR register Z = 1

MOVWF	Move W to f
Syntax:	[<i>label</i>] MOVWF f
Operands:	$0 \le f \le 127$
Operation:	$(W) \rightarrow (f)$
Status Affected:	None
Description:	Move data from W register to register 'f'.
Words:	1
Cycles:	1
Example:	MOVW OPTION F
	Before Instruction OPTION = 0xFF W = 0x4F After Instruction OPTION = 0x4F W = 0x4F

MOVLW	Move literal to W
Syntax:	[<i>label</i>] MOVLW k
Operands:	$0 \leq k \leq 255$
Operation:	$k \rightarrow (W)$
Status Affected:	None
Description:	The 8-bit literal 'k' is loaded into W register. The "don't cares" will assemble as '0's.
Words:	1
Cycles:	1
Example:	MOVLW 0x5A
	After Instruction W = 0x5A

NOP	No Operation
Syntax:	[label] NOP
Operands:	None
Operation:	No operation
Status Affected:	None
Description:	No operation.
Words:	1
Cycles:	1
Example:	NOP

RETFIE	Return from Interrupt	RETLW	Return with literal in W
Syntax:	[label] RETFIE	Syntax:	[<i>label</i>] RETLW k
Operands:	None	Operands:	$0 \le k \le 255$
Operation:	$\begin{array}{l} TOS \to PC, \\ 1 \to GIE \end{array}$	Operation:	$k \rightarrow (W);$ TOS \rightarrow PC
Status Affected:	None	Status Affected:	None
Description:	Return from Interrupt. Stack is POPed and Top-of-Stack (TOS) is loaded in the PC. Interrupts are enabled by setting Global Interrupt Enable bit, GIE	Description:	The W register is loaded with the 8-bit literal 'k'. The program counter is loaded from the top of the stack (the return address). This is a 2-cycle instruction.
	(INTCON<7>). This is a 2-cycle instruction.	Words:	1
Words:	instruction. 1	Cycles:	2
Cycles: Example:	2 RETFIE	Example:	CALL TABLE;W contains table ;offset value
	After Interrupt PC = TOS GIE = 1	TABLE	<pre>;W now has ;table value ADDWF PC;W = offset RETLW kl;Begin table</pre>

RETURN	Return from Subroutine
Syntax:	[label] RETURN
Operands:	None
Operation:	$TOS \to PC$
Status Affected:	None
Description:	Return from subroutine. The stack is POPed and the top of the stack (TOS) is loaded into the program counter. This is a 2-cycle instruc- tion.

RETLW k2 ;

Before Instruction

After Instruction

RETLW kn ; End of table

W = 0x07

W = value of k8

•

RLF	Rotate Left f through Carry
Syntax:	[<i>label</i>] RLF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	See description below
Status Affected:	С
Description:	The contents of register 'f' are rotated one bit to the left through the Carry flag. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is stored back in register 'f'.
Words:	1
Cycles:	1
Example:	RLF REG1,0
	Before Instruction
	REG1 = 1110 0110
	C = 0
	After Instruction
	$\begin{array}{rcl} \text{REG1} &=& 1110 & 0110 \\ \text{W} &=& 1100 & 1100 \end{array}$
	W = 1100 1100 C = 1

SLEEP	Enter Sleep mode
Syntax:	[label] SLEEP
Operands:	None
Operation:	$\begin{array}{l} \text{00h} \rightarrow \text{WDT,} \\ 0 \rightarrow \text{WDT prescaler,} \\ 1 \rightarrow \overline{\text{TO}}, \\ 0 \rightarrow \overline{\text{PD}} \end{array}$
Status Affected:	TO, PD
Description:	The power-down Status bit, $\overline{\text{PD}}$ is cleared. Time-out Status bit, $\overline{\text{TO}}$ is set. Watchdog Timer and its prescaler are cleared. The processor is put into Sleep mode with the oscillator stopped.

RRF	Rotate Right f through Carry	
Syntax:	[<i>label</i>] RRF f,d	
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$	
Operation:	See description below	
Status Affected:	С	
Description:	The contents of register 'f' are rotated one bit to the right through the Carry flag. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.	

SUBLW	Subtract W	from literal
Syntax:	[label] Sl	JBLW k
Operands:	$0 \leq k \leq 255$	
Operation:	$k \text{-} (W) \rightarrow (W)$	N)
Status Affected:	C, DC, Z	
Description:	The W register is subtracted (2's complement method) from the 8-bit literal 'k'. The result is placed in the W register.	
	C = 0	W > k
	C = 1	$W \leq k$

DC = 0

DC = 1

W<3:0> > k<3:0>

 $W < 3:0 > \le k < 3:0 >$

SUBWF	Subtract W	from f
Syntax:	[label] SU	JBWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$	
Operation:	(f) - (W) \rightarrow (destination)
Status Affected:	C, DC, Z	
Description:	Subtract (2's complement method) W register from register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.	
	C = 0	W > f

C = 1

DC = 0

DC = 1

 $W \leq f$

W<3:0> > f<3:0>

W<3:0> ≤ f<3:0>

XORLW	Exclusive OR literal with W
Syntax:	[<i>label</i>] XORLW k
Operands:	$0 \leq k \leq 255$
Operation:	(W) .XOR. $k \rightarrow (W)$
Status Affected:	Z
Description:	The contents of the W register are XOR'ed with the 8-bit literal 'k'. The result is placed in the W register.

SWAPF	Swap Nibbles in f
Syntax:	[label] SWAPF f,d
Operands:	$\begin{array}{l} 0\leq f\leq 127\\ d\in [0,1] \end{array}$
Operation:	$(f<3:0>) \rightarrow (destination<7:4>),$ $(f<7:4>) \rightarrow (destination<3:0>)$
Status Affected:	None
Description:	The upper and lower nibbles of register 'f' are exchanged. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed in register 'f'.

XORWF	Exclusive OR W with f
Syntax:	[label] XORWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(W) .XOR. (f) \rightarrow (destination)
Status Affected:	Z
Description:	Exclusive OR the contents of the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

16.0 DEVELOPMENT SUPPORT

The PIC[®] microcontrollers (MCU) and dsPIC[®] digital signal controllers (DSC) are supported with a full range of software and hardware development tools:

- Integrated Development Environment
- MPLAB[®] X IDE Software
- Compilers/Assemblers/Linkers
 - MPLAB XC Compiler
 - MPASM[™] Assembler
 - MPLINK[™] Object Linker/ MPLIB[™] Object Librarian
 - MPLAB Assembler/Linker/Librarian for Various Device Families
- Simulators
 - MPLAB X SIM Software Simulator
- Emulators
 - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debuggers/Programmers
 - MPLAB ICD 3
 - PICkit™ 3
- Device Programmers
 - MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits and Starter Kits
- Third-party development tools

16.1 MPLAB X Integrated Development Environment Software

The MPLAB X IDE is a single, unified graphical user interface for Microchip and third-party software, and hardware development tool that runs on Windows[®], Linux and Mac $OS^{®}$ X. Based on the NetBeans IDE, MPLAB X IDE is an entirely new IDE with a host of free software components and plug-ins for high-performance application development and debugging. Moving between tools and upgrading from software simulators to hardware debugging and programming tools is simple with the seamless user interface.

With complete project management, visual call graphs, a configurable watch window and a feature-rich editor that includes code completion and context menus, MPLAB X IDE is flexible and friendly enough for new users. With the ability to support multiple tools on multiple projects with simultaneous debugging, MPLAB X IDE is also suitable for the needs of experienced users.

Feature-Rich Editor:

- Color syntax highlighting
- Smart code completion makes suggestions and provides hints as you type
- Automatic code formatting based on user-defined rules
- · Live parsing

User-Friendly, Customizable Interface:

- Fully customizable interface: toolbars, toolbar buttons, windows, window placement, etc.
- · Call graph window
- Project-Based Workspaces:
- Multiple projects
- Multiple tools
- Multiple configurations
- Simultaneous debugging sessions

File History and Bug Tracking:

- Local file history feature
- Built-in support for Bugzilla issue tracker

16.2 MPLAB XC Compilers

The MPLAB XC Compilers are complete ANSI C compilers for all of Microchip's 8, 16, and 32-bit MCU and DSC devices. These compilers provide powerful integration capabilities, superior code optimization and ease of use. MPLAB XC Compilers run on Windows, Linux or MAC OS X.

For easy source level debugging, the compilers provide debug information that is optimized to the MPLAB X IDE.

The free MPLAB XC Compiler editions support all devices and commands, with no time or memory restrictions, and offer sufficient code optimization for most applications.

MPLAB XC Compilers include an assembler, linker and utilities. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. MPLAB XC Compiler uses the assembler to produce its object file. Notable features of the assembler include:

- Support for the entire device instruction set
- Support for fixed-point and floating-point data
- Command-line interface
- · Rich directive set
- Flexible macro language
- MPLAB X IDE compatibility

16.3 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code, and COFF files for debugging.

The MPASM Assembler features include:

- Integration into MPLAB X IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multipurpose source files
- Directives that allow complete control over the assembly process

16.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

16.5 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC DSC devices. MPLAB XC Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- Command-line interface
- · Rich directive set
- Flexible macro language
- MPLAB X IDE compatibility

16.6 MPLAB X SIM Software Simulator

The MPLAB X SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB X SIM Software Simulator fully supports symbolic debugging using the MPLAB XC Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

16.7 MPLAB REAL ICE In-Circuit Emulator System

The MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs all 8, 16 and 32-bit MCU, and DSC devices with the easy-to-use, powerful graphical user interface of the MPLAB X IDE.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with in-circuit debugger systems (RJ-11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB X IDE. MPLAB REAL ICE offers significant advantages over competitive emulators including full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, logic probes, a ruggedized probe interface and long (up to three meters) interconnection cables.

16.8 MPLAB ICD 3 In-Circuit Debugger System

The MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost-effective, high-speed hardware debugger/programmer for Microchip Flash DSC and MCU devices. It debugs and programs PIC Flash microcontrollers and dsPIC DSCs with the powerful, yet easy-to-use graphical user interface of the MPLAB IDE.

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a highspeed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

16.9 PICkit 3 In-Circuit Debugger/ Programmer

The MPLAB PICkit 3 allows debugging and programming of PIC and dsPIC Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB IDE. The MPLAB PICkit 3 is connected to the design engineer's PC using a fullspeed USB interface and can be connected to the target via a Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the Reset line to implement in-circuit debugging and In-Circuit Serial Programming[™] (ICSP[™]).

16.10 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages, and a modular, detachable socket assembly to support various package types. The ICSP cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices, and incorporates an MMC card for file storage and data applications.

16.11 Demonstration/Development Boards, Evaluation Kits, and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM[™] and dsPICDEM[™] demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ[®] security ICs, CAN, IrDA[®], PowerSmart battery management, SEEVAL[®] evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

16.12 Third-Party Development Tools

Microchip also offers a great collection of tools from third-party vendors. These tools are carefully selected to offer good value and unique functionality.

- Device Programmers and Gang Programmers from companies, such as SoftLog and CCS
- Software Tools from companies, such as Gimpel and Trace Systems
- Protocol Analyzers from companies, such as Saleae and Total Phase
- Demonstration Boards from companies, such as MikroElektronika, Digilent[®] and Olimex
- Embedded Ethernet Solutions from companies, such as EZ Web Lynx, WIZnet and IPLogika[®]

17.0 ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings^(†)


Ambient temperature under bias	40° to +125°C
Storage temperature	65°C to +150°C
Voltage on VDD with respect to Vss	0.3V to +6.5V
Voltage on MCLR with respect to Vss	0.3V to +13.5V
Voltage on all other pins with respect to Vss	0.3V to (VDD + 0.3V)
Total power dissipation ⁽¹⁾	800 mW
Maximum current out of Vss pin	
Maximum current into VDD pin	
Input clamp current, Iικ (Vi < 0 or Vi > VDD)	± 20 mA
Output clamp current, loк (Vo < 0 or Vo >VDD)	± 20 mA
Maximum output current sunk by any I/O pin	25 mA
Maximum output current sourced by any I/O pin	25 mA
Maximum current sunk by PORTA, PORTB and PORTC (combined)	200 mA
Maximum current sourced PORTA, PORTB and PORTC (combined)	200 mA

Note 1: Power dissipation is calculated as follows: PDIS = VDD x {IDD - \sum IOH} + \sum {(VDD - VOH) x IOH} + \sum (VOL x IOL).


† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.


Note: Voltage spikes below Vss at the MCLR pin, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50-100 Ω should be used when applying a "low" level to the MCLR pin, rather than pulling this pin directly to Vss.

FIGURE 17-1: PIC16F631/677/685/687/689/690 VOLTAGE-FREQUENCY GRAPH, -40°C \leq TA \leq +125°C



Note 1: The shaded region indicates the permissible combinations of voltage and frequency.





17.1 DC Characteristics: PIC16F631/677/685/687/689/690-I (Industrial) PIC16F631/677/685/687/689/690-E (Extended)

DC CHA	RACTER	RISTICS	$\begin{array}{ll} \mbox{Standard Operating Conditions (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for extended} \end{array}$						
Param No.	Sym	Characteristic	Min. Typ† Max. Units Conditions						
	Vdd	Supply Voltage	2.0	—	5.5	V	Fosc < = 8 MHz: HFINTOSC, EC		
D001			2.0		5.5	V	Fosc < = 4 MHz		
D001C			3.0		5.5	V	Fosc < = 10 MHz		
D001D			4.5	—	5.5	V	Fosc < = 20 MHz		
D002*	Vdr	RAM Data Retention Voltage ⁽¹⁾	1.5	—	—	V	Device in Sleep mode		
D003	VPOR	VDD Start Voltage to ensure internal Power-on Reset signal	—	Vss	—	V	See Section 14.2.1 "Power-on Reset (POR)" for details.		
D004*	Svdd	VDD Rise Rate to ensure internal Power-on Reset signal	0.05		—	V/ms	See Section 14.2.1 "Power-on Reset (POR)" for details.		

These parameters are characterized but not tested.

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered in Sleep mode without losing RAM data.

17.2 DC Characteristics: PIC16F631/677/685/687/689/690-I (Industrial) PIC16F631/677/685/687/689/690-E (Extended)

DC CHA	RACTERISTICS		rd Opera ng tempe		-40°C ≤	ditions (unless otherwise stated) -40°C \leq TA \leq +85°C for industrial -40°C \leq TA \leq +125°C for extended			
Param	Device Characteristics	Min.	n. Typ†	Max.	Units		Conditions		
No.	Device Characteristics	IVIII.	Iddi	WIAX.	Units	Vdd	Note		
D010	Supply Current (IDD) ^(1, 2)	_	13	19	μA	2.0	Fosc = 32 kHz		
		—	22	30	μΑ	3.0	LP Oscillator mode		
		_	33	60	μA	5.0			
D011*		_	140	240	μA	2.0	Fosc = 1 MHz		
		—	220	380	μA	3.0	XT Oscillator mode		
		_	380	550	μA	5.0			
D012		_	260	360	μA	2.0	Fosc = 4 MHz		
		_	420	650	μA	3.0	XT Oscillator mode		
		—	0.8	1.1	mA	5.0			
D013*		—	130	220	μA	2.0	Fosc = 1 MHz		
			215	360	μA	3.0	EC Oscillator mode		
			360	520	μA	5.0			
D014			220	340	μA	2.0	Fosc = 4 MHz		
			375	550	μA	3.0	EC Oscillator mode		
			0.65	1.0	mA	5.0			
D015		_	8	20	μA	2.0	Fosc = 31 kHz		
		_	16	40	μA	3.0	LFINTOSC mode		
		_	31	65	μA	5.0			
D016*		_	340	450	μA	2.0	Fosc = 4 MHz		
		—	500	700	μA	3.0	HFINTOSC mode		
		_	0.8	1.2	mA	5.0	1		
D017		—	410	650	μA	2.0	Fosc = 8 MHz		
		—	700	950	μA	3.0	HFINTOSC mode		
		—	1.30	1.65	mA	5.0	7		
D018		_	230	400	μA	2.0	Fosc = 4 MHz		
		_	400	680	μA	3.0	EXTRC mode ⁽³⁾		
		_	0.63	1.1	mA	5.0	1		
D019		_	3.8	5.0	mA	4.5	Fosc = 20 MHz		
		_	4.0	5.45	mA	5.0	HS Oscillator mode		

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The test conditions for all IDD measurements in Active Operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT disabled.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.

3: For RC oscillator configurations, current through REXT is not included. The current through the resistor can be extended by the formula IR = VDD/2REXT (mA) with REXT in kΩ.

4: The peripheral current is the sum of the base IDD or IPD and the additional current consumed when this peripheral is enabled. The peripheral ∆ current can be determined by subtracting the base IDD or IPD current from this limit. Max values should be used when calculating total current consumption.

5: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD.

17.2 DC Characteristics: PIC16F631/677/685/687/689/690-I (Industrial) PIC16F631/677/685/687/689/690-E (Extended) (Continued)

DC CHA	RACTERISTICS		$\begin{array}{ll} \mbox{Standard Operating Conditions (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for industrial} \\ -40^\circ C \leq TA \leq +125^\circ C \mbox{ for extended} \end{array}$							
Param	Device Characteristics	Min.	Typ†	Max.	Units		Conditions			
No.	Device Characteristics	WIIII.	турт	WIAX.	Units	Vdd	Note			
D020	Power-down Base	—	0.05	1.2	μA	2.0	WDT, BOR, Comparators, VREF and			
	Current(IPD) ⁽²⁾	_	0.15	1.5	μA	3.0	T1OSC disabled			
		—	0.35	1.8	μA	5.0	7			
		_	90	500	nA	3.0	$-40^{\circ}C \le TA \le +25^{\circ}C$			
D021		_	1.0	2.2	μA	2.0	WDT Current ⁽¹⁾			
			2.0	4.0	μA	3.0				
		_	3.0	7.0	μA	5.0				
D022		_	42	60	μA	3.0	BOR Current ⁽¹⁾			
			85	122	μA	5.0]			
D023		—	32	45	μA	2.0	Comparator Current ⁽¹⁾ , both			
		_	60	78	μA	3.0	comparators enabled			
		—	120	160	μA	5.0				
D024		—	30	36	μA	2.0	CVREF Current ⁽¹⁾ (high range)			
		—	45	55	μA	3.0				
		—	75	95	μA	5.0				
D024a*		—	39	47	μA	2.0	CVREF Current ⁽¹⁾ (low range)			
		—	59	72	μA	3.0				
		—	98	124	μA	5.0				
D025		_	2.0	5.0	μΑ	2.0	T1OSC Current, 32.768 kHz			
		_	2.5	5.5	μΑ	3.0				
		—	3.0	7.0	μA	5.0				
D026		_	0.30	1.6	μΑ	3.0	A/D Current ⁽¹⁾ , no conversion in			
		_	0.36	1.9	μA	5.0	progress			
D027		—	90	125	μΑ	3.0	VP6 Current			
		_	125	162	μΑ	5.0				

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The test conditions for all IDD measurements in Active Operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT disabled.

- 2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.
- **3:** For RC oscillator configurations, current through REXT is not included. The current through the resistor can be extended by the formula IR = VDD/2REXT (mA) with REXT in kΩ.
- 4: The peripheral current is the sum of the base IDD or IPD and the additional current consumed when this peripheral is enabled. The peripheral ∆ current can be determined by subtracting the base IDD or IPD current from this limit. Max values should be used when calculating total current consumption.
- 5: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD.

17.3 DC Characteristics: PIC16F631/677/685/687/689/690-E (Extended)

DC CHARACTERISTICS			rd Opera ng tempe		-40°C ≤	herwise stated) °C for industrial 5°C for extended	
Param	Device Characteristics	Min.	Typt	Max.	Units		Conditions
No.						Vdd	Note
D020E	Power-down Base		0.05	9	μA	2.0	WDT, BOR, Comparators, VREF and
	Current(IPD) ⁽²⁾		0.15	11	μΑ	3.0	T1OSC disabled
			0.35	15	μΑ	5.0	
			90	500	nA	3.0	$-40^{\circ}C \le TA \le +25^{\circ}C$
D021E		_	1.0	17.5	μA	2.0	WDT Current ⁽¹⁾
			2.0	19	μA	3.0	
		—	3.0	22	μΑ	5.0	7
D022E		_	42	65	μA	3.0	BOR Current ⁽¹⁾
			85	127	μA	5.0	
D023E		—	32	45	μA	2.0	Comparator Current ⁽¹⁾ , both
		—	60	78	μA	3.0	comparators enabled
		—	120	160	μA	5.0	
D024E		—	30	70	μA	2.0	CVREF Current ⁽¹⁾ (high range)
		—	45	90	μA	3.0	
		—	75	120	μA	5.0	
D024AE*		—	39	91	μA	2.0	CVREF Current ⁽¹⁾ (low range)
		—	59	117	μΑ	3.0	
		—	98	156	μA	5.0	
D025E		—	2.0	18	μΑ	2.0	T1OSC Current
			2.5	21	μΑ	3.0	
			3.0	24	μΑ	5.0	
D026E			0.30	12	μΑ	3.0	A/D Current ⁽¹⁾ , no conversion in
		—	0.36	16	μΑ	5.0	progress
D027E			90	130	μΑ	3.0	VP6 Current
		—	125	170	μA	5.0	

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The test conditions for all IDD measurements in Active Operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT disabled.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.

3: For RC oscillator configurations, current through REXT is not included. The current through the resistor can be extended by the formula IR = VDD/2REXT (mA) with REXT in kΩ.

4: The peripheral current is the sum of the base IDD or IPD and the additional current consumed when this peripheral is enabled. The peripheral ∆ current can be determined by subtracting the base IDD or IPD current from this limit. Max values should be used when calculating total current consumption.

5: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD.

17.4 DC Characteristics: PIC16F631/677/685/687/689/690-I (Industrial) PIC16F631/677/685/687/689/690-E (Extended)

			Standard Operat	•	-40°Ċ ≤	TA ≤ +8	ess otherwise stated) $TA \le +85^{\circ}C$ for industrial $TA \le +125^{\circ}C$ for extended		
Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions		
	VIL	Input Low Voltage							
		I/O Port:							
D030		with TTL buffer	Vss	-	0.8	V	$4.5V \leq V\text{DD} \leq 5.5V$		
D030A			Vss	—	0.15 Vdd	V	$2.0V \leq V \text{DD} \leq 4.5 \text{V}$		
D031		with Schmitt Trigger buffer	Vss	—	0.2 Vdd	V	$2.0V \le VDD \le 5.5V$		
D032		MCLR, OSC1 (RC mode) ⁽¹⁾	Vss	-	0.2 Vdd	V			
D033		OSC1 (XT and LP modes)	Vss	—	0.3	V			
D033A		OSC1 (HS mode)	Vss	—	0.3 VDD	V			
	VIH	Input High Voltage							
		I/O Ports:		—					
D040		with TTL buffer	2.0	-	Vdd	V	$4.5V \leq V \text{DD} \leq 5.5V$		
D040A			0.25 VDD + 0.8	_	Vdd	V	$2.0V \le VDD \le 4.5V$		
D041		with Schmitt Trigger buffer	0.8 Vdd	—	Vdd	V	$2.0V \le VDD \le 5.5V$		
D042		MCLR	0.8 Vdd	_	Vdd	V			
D043		OSC1 (XT and LP modes)	1.6	—	Vdd	V			
D043A		OSC1 (HS mode)	0.7 Vdd	_	Vdd	V			
D043B		OSC1 (RC mode)	0.9 Vdd	_	Vdd	V	(Note 1)		
	lı∟	Input Leakage Current ⁽²⁾							
D060		I/O ports	_	± 0.1	± 1	μA	$Vss \le VPIN \le VDD,$ Pin at high-impedance		
D061		MCLR ⁽³⁾	—	± 0.1	± 5	μA	$VSS \leq VPIN \leq VDD$		
D063		OSC1	_	± 0.1	± 5	μΑ	Vss \leq VPIN \leq VDD, XT, HS and LP oscillator configuration		
D070*	IPUR	PORTA Weak Pull-up Current	50	250	400	μΑ	VDD = 5.0V, VPIN = VSS		
	Vol	Output Low Voltage ⁽⁵⁾							
D080		I/O ports	—	—	0.6	V	IOL = 8.5 mA, VDD = 4.5V (Ind.)		
	Voh	Output High Voltage ⁽⁵⁾							
D090		I/O ports	Vdd - 0.7	-	—	V	IOH = -3.0 mA, VDD = 4.5V (Ind.)		
D100	IULP	Ultra Low-Power Wake-up Current	_	200	_	nA	See Application Note AN879, "Using the Microchip Ultra Low-Power Wake-up Module" (DS00879)		
		Capacitive Loading Specs on Output Pins							

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended to use an external clock in RC mode.

2: Negative current is defined as current sourced by the pin.

3: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

4: See Section 10.2.1 "Using the Data EEPROM" for additional information.

5: Including OSC2 in CLKOUT mode.

17.4 DC Characteristics: PIC16F631/677/685/687/689/690-I (Industrial) PIC16F631/677/685/687/689/690-E (Extended) (Continued)

			Standard Operation Operation Operation Standard Ope	herwise stated) 5°C for industrial 25°C for extended			
Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions
D101*	COSC2	OSC2 pin	_		15	pF	In XT, HS and LP modes when external clock is used to drive OSC1
D101A*	Сю	All I/O pins	_	—	50	pF	
		Data EEPROM Memory					
D120	ED	Byte Endurance	100K	1M	—	E/W	$-40^{\circ}C \le TA \le +85^{\circ}C$
D120A	ED	Byte Endurance	10K	100K	—	E/W	+85°C ≤ TA ≤ +125°C
D121	Vdrw	VDD for Read/Write	VMIN	_	5.5	V	Using EECON1 to read/write VMIN = Minimum operating voltage
D122	TDEW	Erase/Write Cycle Time	—	5	6	ms	
D123	Tretd	Characteristic Retention	40	—	—	Year	Provided no other specifications are violated
D124	Tref	Number of Total Erase/Write Cycles before Refresh ⁽⁴⁾	1M	10M	—	E/W	$\text{-40°C} \leq \text{TA} \leq \text{+85°C}$
		Program Flash Memory					
D130	Eр	Cell Endurance	10K	100K	—	E/W	$-40^{\circ}C \le TA \le +85^{\circ}C$
D130A	ED	Cell Endurance	1K	10K	—	E/W	$+85^{\circ}C \le TA \le +125^{\circ}C$
D131	Vpr	VDD for Read	Vmin	_	5.5	V	VMIN = Minimum operating voltage
D132	VPEW	VDD for Erase/Write	4.5	—	5.5	V	
D133	TPEW	Erase/Write cycle time	_	2	2.5	ms	
D134	Tretd	Characteristic Retention	40	-	—	Year	Provided no other specifications are violated

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended to use an external clock in RC mode.

2: Negative current is defined <u>as cur</u>rent sourced by the pin.

3: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

4: See Section 10.2.1 "Using the Data EEPROM" for additional information.

5: Including OSC2 in CLKOUT mode.

17.5 Thermal Considerations

Operating Param No.	Sym.	Characteristic	Тур.	Units	Conditions
TH01	θJA	Thermal Resistance	62.4	C/W	20-pin PDIP package
		Junction to Ambient	85.2	C/W	20-pin SOIC package
			108.1	C/W	20-pin SSOP package
			40	C/W	20-pin QFN 4x4mm package
TH02	θJC	Thermal Resistance	28.1	C/W	20-pin PDIP package
		Junction to Case	24.2	C/W	20-pin SOIC package
			32.2	C/W	20-pin SSOP package
			2.5	C/W	20-pin QFN 4x4mm package
TH03	TDIE	Die Temperature	150	С	For derated power calculations
TH04	PD	Power Dissipation	_	W	PD = PINTERNAL + PI/O
TH05	PINTERNAL	Internal Power Dissipation	_	W	PINTERNAL = IDD x VDD (Note 1)
TH06	Pi/o	I/O Power Dissipation	—	W	$PI/O = \Sigma (IOL * VOL) + \Sigma (IOH * (VDD - VOH))$
TH07	Pder	Derated Power	-	W	PDER = PDMAX (TDIE - TA)/θJA (Note 2, 3)

Note 1: IDD is current to run the chip alone without driving any load on the output pins.

2: TA = Ambient Temperature.

3: Maximum allowable power dissipation is the lower value of either the absolute maximum total power dissipation or derated power.


17.6 Timing Parameter Symbology

The timing parameter symbols have been created with one of the following formats:

- 1. TppS2ppS
- 2. TppS

2. Tpp3				
т				
F	Frequency	Т	Time	
Lowerc	case letters (pp) and their meanings:			
рр				
сс	CCP1	OSC	OSC1	
ck	CLKOUT	rd	RD	
CS	CS	rw	RD or WR	
di	SDI	sc	SCK	
do	SDO	SS	SS	
dt	Data in	tO	TOCKI	
io	I/O Port	t1	T1CKI	
mc	MCLR	wr	WR	
Upperc	case letters and their meanings:			
S				
F	Fall	Р	Period	
н	High	R	Rise	
I	Invalid (High-impedance)	V	Valid	
L	Low	Z	High-impedance	

FIGURE 17-3: LOAD CONDITIONS



17.7 AC Characteristics: PIC16F631/677/685/687/689/690 (Industrial, Extended)






TABLE 17-1: CLOCK OSCILLATOR TIMING REQUIREMENTS

	d Operati g tempera	ng Conditions (unless otherwise ature $-40^{\circ}C \le TA \le +125^{\circ}C$	e stated)				
Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions
OS01	Fosc	External CLKIN Frequency ⁽¹⁾	DC	_	37	kHz	LP Oscillator mode
			DC	_	4	MHz	XT Oscillator mode
			DC	_	20	MHz	HS Oscillator mode
			DC	_	20	MHz	EC Oscillator mode
		Oscillator Frequency ⁽¹⁾	_	32.768	_	kHz	LP Oscillator mode
			0.1	_	4	MHz	XT Oscillator mode
			1	_	20	MHz	HS Oscillator mode
			DC	_	4	MHz	RC Oscillator mode
OS02	Tosc	External CLKIN Period ⁽¹⁾	27	_	×	μS	LP Oscillator mode
			250	_	∞	ns	XT Oscillator mode
			50	_	∞	ns	HS Oscillator mode
			50	—	∞	ns	EC Oscillator mode
		Oscillator Period ⁽¹⁾	_	30.5	_	μS	LP Oscillator mode
			250	_	10,000	ns	XT Oscillator mode
			50	—	1,000	ns	HS Oscillator mode
			250	—	—	ns	RC Oscillator mode
OS03	Тсү	Instruction Cycle Time ⁽¹⁾	200	Тсү	DC	ns	TCY = 4/FOSC
OS04*	TosH,	External CLKIN High,	2		—	μS	LP oscillator
	TosL	External CLKIN Low	100	_	—	ns	XT oscillator
			20	—	—	ns	HS oscillator
OS05*	TosR,	External CLKIN Rise,	0	_	~	ns	LP oscillator
	TosF	External CLKIN Fall	0	—	×	ns	XT oscillator
			0	—	×	ns	HS oscillator

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Instruction cycle period (TCY) equals four times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at 'min' values with an external clock applied to OSC1 pin. When an external clock input is used, the 'max' cycle time limit is 'DC' (no clock) for all devices.

TABLE 17-2: OSCILLATOR PARAMETERS

	Operating Temperatu	$\begin{array}{llllllllllllllllllllllllllllllllllll$,					
Param No.	Sym.	Characteristic	Freq. Tolerance	Min.	Тур†	Max.	Units	Conditions
OS06	TWARM	Internal Oscillator Switch when running ⁽³⁾	—		_	2	Tosc	Slowest clock
OS07	Tsc	Fail-Safe Sample Clock Period ⁽¹⁾	—		21	—	ms	LFINTOSC/64
OS08	HFosc	Internal Calibrated	±1%	7.92	8.0	8.08	MHz	VDD = 3.5V, 25°C
		HFINTOSC Frequency ⁽²⁾	±2%	7.84	8.0	8.16	MHz	$2.5V \le VDD \le 5.5V,$ $0^{\circ}C \le TA \le +85^{\circ}C$
			±5%	7.60	8.0	8.40	MHz	$2.0V \le VDD \le 5.5V,$ -40°C \le TA \le +85°C (Ind.), -40°C \le TA \le +125°C (Ext.)
OS09*	LFosc	Internal Uncalibrated LFINTOSC Frequency	—	15	31	45	kHz	
OS10*	TIOSC ST	HFINTOSC Oscillator	_	5.5	12	24	μs	VDD = 2.0V, -40°C to +85°C
		Wake-up from Sleep	—	3.5	7	14	μs	VDD = 3.0V, -40°C to +85°C
		Start-up Time	—	3	6	11	μS	VDD = 5.0V, -40°C to +85°C

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Instruction cycle period (TcY) equals four times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at 'min' values with an external clock applied to the OSC1 pin. When an external clock input is used, the 'max' cycle time limit is 'DC' (no clock) for all devices.

2: To ensure these oscillator frequency tolerances, VDD and Vss must be capacitively decoupled as close to the device as possible. 0.1 µF and 0.01 µF values in parallel are recommended.

3: By design.




TABLE 17-3: CLKOUT AND I/O TIMING PARAMETERS

		Conditions (unless otherwise stated) re -40°C \leq TA \leq +125°C					
Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions
OS11	TosH2ckL	Fosc↑ to CLKOUT↓ ⁽¹⁾	—	—	70	ns	VDD = 5.0V
OS12	TosH2ckH	Fosc↑ to CLKOUT↑ ⁽¹⁾	_	_	72	ns	VDD = 5.0V
OS13	TckL2IoV	CLKOUT↓ to port out valid ⁽¹⁾	_	_	20	ns	
OS14	ТюV2скН	Port input valid before CLKOUT↑ ⁽¹⁾	Tosc + 200 ns	_		ns	
OS15	TosH2IoV	Fosc↑ (Q1 cycle) to port out valid	—	50	70*	ns	VDD = 5.0V
OS16	TosH2iol	Fosc↑ (Q2 cycle) to port input invalid (I/O in hold time)	50			ns	VDD = 5.0V
OS17	TioV2osH	Port input valid to Fosc↑ (Q2 cycle) (I/O in setup time)	20		_	ns	
OS18	TIOR	Port output rise time ⁽²⁾		15 40	72 32	ns	VDD = 2.0V VDD = 5.0V
OS19	TIOF	Port output fall time ⁽²⁾		28 15	55 30	ns	VDD = 2.0V VDD = 5.0V
OS20*	TINP	INT pin input high or low time	25	—	_	ns	
OS21*	Trap	PORTA interrupt-on-change new input level time	Тсү	—	_	ns	

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated.

Note 1: Measurements are taken in RC mode where CLKOUT output is 4 x Tosc.

2: Includes OSC2 in CLKOUT mode.




FIGURE 17-6: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING






TABLE 17-4:RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER
AND BROWN-OUT RESET PARAMETERS

	d Operating Tempe	ting Conditions (unless otherwise rature $-40^{\circ}C \le TA \le +125^{\circ}C$	se state	ed)			
Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions
30	ТмсL	MCLR Pulse Width (low)	2 5			μS μS	VDD = 5V, -40°C to +85°C VDD = 5V
31	Twdt	Watchdog Timer Time-out Period (No Prescaler)	10 10	17 17	25 30	ms ms	VDD = 5V, -40°C to +85°C VDD = 5V
32	Tost	Oscillation Start-up Timer Period ^(1, 2)	_	1024	—	Tosc	(Note 3)
33*	TPWRT	Power-up Timer Period	40	65	140	ms	
34*	Tioz	I/O High-impedance from MCLR Low or Watchdog Timer Reset	_	_	2.0	μS	
35	VBOR	Brown-out Reset Voltage	2.0	_	2.2	V	(Note 4)
36*	VHYST	Brown-out Reset Hysteresis	_	50	—	mV	
37*	TBOR	Brown-out Reset Minimum Detection Period	100	_	_	μS	$VDD \leq VBOR$

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

- **Note 1:** Instruction cycle period (TCY) equals four times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at 'min' values with an external clock applied to the OSC1 pin. When an external clock input is used, the 'max' cycle time limit is 'DC' (no clock) for all devices.
 - 2: By design.
 - 3: Period of the slower clock.
 - **4:** To ensure these voltage tolerances, VDD and Vss must be capacitively decoupled as close to the device as possible. 0.1 μF and 0.01 μF values in parallel are recommended.

FIGURE 17-8: TIMER0 AND TIMER1 EXTERNAL CLOCK TIMINGS




TABLE 17-5: TIMER0 AND TIMER1 EXTERNAL CLOCK REQUIREMENTS

Param No.	Sym.		Characterist	ic	Min.	Тур†	Max.	Units	Conditions
40*	T⊤0H	T0CKI High F	Pulse Width	No Prescaler	0.5 TCY + 20	_	_	ns	
				With Prescaler	10	_	_	ns	
41*	TT0L	T0CKI Low P	ulse Width	No Prescaler	0.5 TCY + 20	_	_	ns	
				With Prescaler	10	_	_	ns	
42*	Тт0Р	T0CKI Period	1	•	Greater of: 20 or <u>Tcy + 40</u> N	_	_	ns	N = prescale value (2, 4,, 256)
45*	TT1H	T1CKI High	Synchronous,	No Prescaler	0.5 TCY + 20	—	_	ns	
		Time	Synchronous, with Prescaler		15	—	_	ns	
			Asynchronous		30	—	_	ns	
46*	TT1L	T1CKI Low	Synchronous,	No Prescaler	0.5 TCY + 20	—	_	ns	
		Time	Synchronous, with Prescaler		15	—	_	ns	
			Asynchronous		30	—	_	ns	
47*	TT1P	T1CKI Input Period	Synchronous		Greater of: 30 or <u>Tcy + 40</u> N	—	_	ns	N = prescale value (1, 2, 4, 8)
			Asynchronous		60	—	_	ns	
48	F⊤1		ator Input Frequebled by setting	uency Range bit T1OSCEN)	-	32.768	—	kHz	
49*	TCKEZTMR1	Delay from E Increment	xternal Clock E	dge to Timer	2 Tosc	—	7 Tosc	-	Timers in Sync mode

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.




TABLE 17-6: CAPTURE/COMPARE/PWM REQUIREMENTS (ECCP)

Standar Operatir	-	ting Conditions (unless erature $-40^{\circ}C \le TA \le +1$						
Param No.	Sym.	Character	ristic	Min.	Тур†	Max.	Units	Conditions
CC01*	TccL	CCP1 Input Low Time	No Prescaler	0.5Tcy + 20	_	—	ns	
			With Prescaler	20		—	ns	
CC02*	ТссН	CCP1 Input High Time	No Prescaler	0.5TCY + 20		—	ns	
			With Prescaler	20		—	ns	
CC03*	TccP	CCP1 Input Period		<u>3Tcy + 40</u> N	—	—	ns	N = prescale value (1, 4 or 16)

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

TABLE 17-7: COMPARATOR SPECIFICATIONS

Comparat	or Specifica	ations		Standard Operating	-	-	(unless c ≤ Ta ≤ +1	otherwise stated) 25°C
Param. No.	Sym.	Characteristics		Min.	Тур.	Max.	Units	Comments
CM01	Vos	Input Offset Voltage			± 5.0	± 10	mV	
CM02	Vсм	Input Common Mode Voltage		0	—	Vdd - 1.5	V	
CM03*	CMRR	Common Mode Rejection Ratio	C	+55	—	—	db	
CM04*	Trt	Response Time	Falling	—	150	600	ns	(Note 1)
			Rising	—	200	1000	ns	
CM05*	Тмc2coV	Comparator Mode Change to C Valid	Dutput	—		10	μS	

* These parameters are characterized but not tested.

Note 1: Response time is measured with one comparator input at (VDD - 1.5)/2 - 100 mV to (VDD - 1.5)/2 + 20 mV.

TABLE 17-8: COMPARATOR VOLTAGE REFERENCE (CVREF) SPECIFICATIONS

	r d Operat ng temper	ing Conditions (unless otherwise vature $-40^{\circ}C \le TA \le +125^{\circ}C$	stated)				
Param No.	Sym.	Characteristics	Min.	Тур†	Max.	Units	Comments
CV01*	CLSB	Step Size ⁽²⁾		Vdd/24 Vdd/32		V V	Low Range (VRR = 1) High Range (VRR = 0)
CV02*	CACC	Absolute Accuracy	_	_	± 1/2 ± 1/2	LSb LSb	Low Range (VRR = 1) High Range (VRR = 0)
CV03*	CR	Unit Resistor Value (R)	—	2k	_	Ω	
CV04*	CST	Settling Time ⁽¹⁾	—	—	10	μS	

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Settling time measured while VRR = 1 and VR<3:0> transitions from '0000' to '1111'.

2: See Section 8.10 "Comparator Voltage Reference" for more information.

TABLE 17-9: VOLTAGE (VR) REFERENCE SPECIFICATIONS

VR Volta	ge Refere	nce Specifications	$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Param No.	Symbol	Characteristics	Min. Typ. Max. Units Comment						
VR01	VROUT	VR voltage output	0.5	0.6	0.7	V			
VR02*	TSTABLE	Settling Time	— 10 100* μs						

These parameters are characterized but not tested.




TABLE 17-10: EUSART SYNCHRONOUS TRANSMISSION REQUIREMENTS

	d Operatin g Temperat	g Conditions (unless otherwise stated) ture $-40^{\circ}C \le TA \le +125^{\circ}C$				
Param. No.	Symbol	Characteristic	Min.	Max.	Units	Conditions
120	ТскН2ртV	<u>SYNC XMIT (Master & Slave)</u> Clock high to data-out valid	_	40	ns	
121	Tckrf	Clock out rise time and fall time (Master mode)	_	20	ns	
122	Tdtrf	Data-out rise time and fall time	—	20	ns	

FIGURE 17-11: EUSART SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING




TABLE 17-11: EUSART SYNCHRONOUS RECEIVE REQUIREMENTS

		g Conditions (unless otherwise stated) ure $-40^{\circ}C \le TA \le +125^{\circ}C$				
Param. No.	Symbol	Characteristic	Min.	Max.	Units	Conditions
125	TDTV2CKL	<u>SYNC RCV (Master & Slave)</u> Data-hold before CK ↓ (DT hold time)	10		ns	
126	TCKL2DTL	Data-hold after CK \downarrow (DT hold time)	15	—	ns	





FIGURE 17-12: SPI MASTER MODE TIMING (CKE = 0, SMP = 0)









FIGURE 17-15: SPI SLAVE MODE TIMING (CKE = 1)




Param No.	Symbol	Characteristic	Min.	Тур†	Max.	Units	Conditions	
70*	TssL2scH, TssL2scL	\overline{SS} ↓ to SCK↓ or SCK↑ input		Тсү		—	ns	
71*	TscH	SCK input high time (Slave mode	e)	Tcy + 20		—	ns	
72*	TscL	SCK input low time (Slave mode)	TCY + 20		—	ns	
73*	TDIV2scH, TDIV2scL	Setup time of SDI data input to S	SCK edge	100			ns	
74*	TscH2diL, TscL2diL	Hold time of SDI data input to SO	CK edge	100		—	ns	
75*	TDOR	SDO data output rise time	3.0-5.5V	_	10	25	ns	
			2.0-5.5V		25	50	ns	
76*	TDOF	SDO data output fall time		_	10	25	ns	
77*	TssH2doZ	SS↑ to SDO output high-impeda	nce	10	_	50	ns	
78*	TscR	SCK output rise time	3.0-5.5V		10	25	ns	
		(Master mode)	2.0-5.5V	_	25	50	ns	
79*	TscF	SCK output fall time (Master mo	de)		10	25	ns	
80*	TscH2doV,	SDO data output valid after	3.0-5.5V		_	50	ns	
	TscL2doV	SCK edge	2.0-5.5V	—	_	145	ns	
81*	TDOV2SCH, TDOV2SCL	SDO data output setup to SCK e	tput setup to SCK edge		_	—	ns	
82*	TssL2doV	SDO data output valid after $\overline{SS}\downarrow$	data output valid after $\overline{SS}\downarrow$ edge		_	50	ns	
83*	TscH2ssH, TscL2ssH	SS ↑ after SCK edge	1.5Tcy + 40		—	ns		

TABLE 17-12: SPI MODE REQUIREMENTS

Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance † only and are not tested.

I²C[™] BUS START/STOP BITS TIMING FIGURE 17-16:



Param No.	Symbol	Charact	eristic	Min.	Тур.	Max.	Units	Conditions
90*	TSU:STA	Start condition	100 kHz mode	4700		_	ns	Only relevant for Repeated
		Setup time	400 kHz mode	600	_	_		Start condition
91*	THD:STA	Start condition	100 kHz mode	4000	—		ns	After this period, the first
		Hold time	400 kHz mode	600	_	_		clock pulse is generated
92*	TSU:STO	Stop condition	100 kHz mode	4700		_	ns	
		Setup time	400 kHz mode	600		_		
93	THD:STO	Stop condition	100 kHz mode	4000		_	ns	
		Hold time	400 kHz mode	600		_		

TABLE 17-13: I²C[™] BUS START/STOP BITS REQUIREMENTS

* These parameters are characterized but not tested.

FIGURE 17-17: I²C[™] BUS DATA TIMING




TABLE 17-14:	I ² C [™] BUS DATA REQUIREMEN [™]	ΓS
--------------	--	----

Param. No.	Symbol	Characteristic		Min.	Max.	Units	Conditions
100* Тнідн Clock high time		100 kHz mode	4.0		μS	Device must operate at a minimum of 1.5 MHz	
			400 kHz mode	0.6		μS	Device must operate at a minimum of 10 MHz
			SSP Module	1.5TCY	_		
101*	TLOW	Clock low time	100 kHz mode	4.7		μS	Device must operate at a minimum of 1.5 MHz
			400 kHz mode	1.3		μS	Device must operate at a minimum of 10 MHz
			SSP Module	1.5TCY	_		
102*	TR	SDA and SCL rise	100 kHz mode	—	1000	ns	
		time	400 kHz mode	20 + 0.1Св	300	ns	CB is specified to be from 10-400 pF
103*	TF SDA and SCL fall		100 kHz mode	—	300	ns	
		time	400 kHz mode	20 + 0.1Св	300	ns	CB is specified to be from 10-400 pF
90*	setup time		100 kHz mode	4.7		μS	Only relevant for
			400 kHz mode	0.6		μS	Repeated Start condition
91*	THD:STA	Start condition hold	100 kHz mode	4.0	_	μS	After this period the first
		time	400 kHz mode	0.6		μS	clock pulse is generated
106*	THD:DAT	Data input hold time	100 kHz mode	0	_	ns	
			400 kHz mode	0	0.9	μS	
107*	TSU:DAT Data input setup		100 kHz mode	250	—	ns	(Note 2)
		time	400 kHz mode	100	_	ns	
92*	TSU:STO	Stop condition	100 kHz mode	4.7	_	μS	
	setup time		400 kHz mode	0.6	—	μS	
109*	109* TAA	Output valid from clock	100 kHz mode	—	3500	ns	(Note 1)
			400 kHz mode	—	—	ns	
110*	TBUF	Bus free time	100 kHz mode	4.7	—	μS	Time the bus must be free
			400 kHz mode	1.3	_	μS	before a new transmission can start
	Св	Bus capacitive loading	—	400	pF		

* These parameters are characterized but not tested.

Note 1: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.

2: A Fast mode (400 kHz) I²C bus device can be used in a Standard mode (100 kHz) I²C bus system, but the requirement TsU:DAT ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the low period of the SCL signal. If such a device does stretch the low period of the SCL signal, it must output the next data bit to the SDA line TR max. + TsU:DAT = 1000 + 250 = 1250 ns (according to the Standard mode I²C bus specification), before the SCL line is released.

TABLE 17-15: A/D CONVERTER (ADC) CHARACTERISTICS:

Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$								
Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions	
AD01	NR	Resolution	—		10 bits	bit		
AD02	EIL	Integral Error	—		±1	LSb	VREF = 5.12V	
AD03	Edl	Differential Error	—		±1	LSb	No missing codes to 10 bits VREF = 5.12V	
AD04	EOFF	Offset Error	—	_	±1	LSb	VREF = 5.12V	
AD04A			—	+1.5	+3.0	LSb	(PIC16F677 only)	
AD07	Egn	Gain Error	—	_	±1	LSb	VREF = 5.12V	
AD06 AD06A	Vref	Reference Voltage ⁽³⁾	2.2 2.5	_	 Vdd	V	Absolute minimum to ensure 1 LSb accuracy	
AD07	VAIN	Full-Scale Range	Vss	_	Vref	V		
AD08	ZAIN	Recommended Impedance of Analog Voltage Source	_	_	10	kΩ		
AD09*	IREF	VREF Input Current ⁽³⁾	10	—	1000	μA	During VAIN acquisition. Based on differential of VHOLD to VAIN.	
			_	_	50	μA	During A/D conversion cycle	

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Total Absolute Error includes integral, differential, offset and gain errors.

- **2:** The A/D conversion result never decreases with an increase in the input voltage and has no missing codes.
- **3:** ADC VREF is from external VREF or VDD pin, whichever is selected as reference input.
- 4: When ADC is off, it will not consume any current other than leakage current. The power-down current specification includes any such leakage from the ADC module.




FIGURE 17-18: A/D CONVERSION TIMING (NORMAL MODE)

TABLE 17-16: A/D CONVERSION REQUIREMENTS

SLEEP instruction to be executed.


Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions
130*	TAD	A/D Clock Period	1.5	_		μS	Tosc-based, VREF \geq 2.5V
			3.0*	—	—	μs	Tosc-based, VREF full range
		A/D Internal RC Oscillator Period	3.0*	6.0	9.0*	μs	ADCS<1:0> = 11 (RC mode) At VDD = 2.5V
			2.0*	4.0	6.0*	μs	At VDD = 5.0V
131	TCNV	Conversion Time (not including Acquisition Time) ⁽¹⁾	_	11	_	Tad	Set GO bit to new data in A/D Result register
132*	TACQ	Acquisition Time	(2)	11.5	—	μS	
			5*	_	_	μs	The minimum time is the amplifier settling time. This may be used if the "new" input voltage has not changed by more than 1 LSb (i.e., 4.1 mV @ 4.096V) from the last sampled voltage (as stored on CHOLD).
134	TGO	Q4 to A/D Clock Start		Tosc/2	_	_	If the A/D clock source is selected as RC, a time of TCY is added before the A/D clock starts. This allows the SLEEP instruction to be executed.

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: ADRESH and ADRESL registers may be read on the following TCY cycle.

2: See Table 9-1 for minimum conditions.



A/D CONVERSION REQUIREMENTS (SI EEP MODE)

ABLE 1: A/D CONVERSION REQUIREMENTS (SLEEP MODE)								
Standard Operating Conditions (unless otherwise stated)Operating Temperature $-40^{\circ}C \le TA \le +125^{\circ}C$								
Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions	
130*	Tad	A/D Internal RC Oscillator Period	3.0*	6.0	9.0*	μS	ADCS<1:0> = 11 (RC mode) At VDD = 2.5V	
			2.0*	4.0	6.0*	μS	At VDD = 5.0V	
131	ΤΟΝΥ	Conversion Time (not including Acquisition Time) ⁽¹⁾	—	11	_	TAD		
132*	TACQ	Acquisition Time	(2)	11.5		μS		
			5*	_		μs	The minimum time is the amplifier settling time. This may be used if the "new" input voltage has not changed by more than 1 LSb (i.e., 4.1 mV @ 4.096V) from the last sampled voltage (as stored on CHOLD).	
134	TGO	Q4 to A/D Clock Start	_	Tosc/2 + Tcy	_		If the A/D clock source is selected as RC, a time of TcY is added before the A/D clock starts. This allows the SLEEP instruction to be executed.	

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: ADRES register may be read on the following TCY cycle.

2: See Table 9-1 for minimum conditions.

TABLE 1.

17.8 High Temperature Operation

This section outlines the specifications for the following devices operating in the high temperature range between -40° C and 150° C.⁽⁴⁾

- PIC16F685
- PIC16F687
- PIC16F689
- PIC16F690

When the value of any parameter is identical for both the 125°C Extended and the 150°C High Temp. temperature ranges, then that value will be found in the standard specification tables shown earlier in this chapter, under the fields listed for the 125°C Extended temperature range. If the value of any parameter is unique to the 150°C High Temp. temperature range, then it will be listed here, in this section of the data sheet.

If a Silicon Errata exists for the product and it lists a modification to the 125°C Extended temperature range value, one that is also shared at the 150°C High Temp. temperature range, then that modified value will apply to both temperature ranges.

- Note 1: Writes are <u>not allowed</u> for Flash program memory above 125°C.
 - All AC timing specifications are increased by 30%. This derating factor will include parameters such as TPWRT.
 - **3:** The temperature range indicator in the catalog part number and device marking is "H" for -40°C to 150°C.

Example: PIC16F685T-H/SS indicates the device is shipped in a Tape and reel configuration, in the SSOP package, and is rated for operation from -40°C to 150°C.

- 4: AEC-Q100 reliability testing for devices intended to operate at 150°C is 1,000 hours. Any design in which the total operating time from 125°C to 150°C will be greater than 1,000 hours is not warranted without prior written approval from Microchip Technology Inc.
- 5: Endurance of the data EEPROM decreases with increasing temperature. It is recommended that the number of programming cycles to any individual address at temperatures above +125°C not exceed 25,000. Error correction techniques are advised for data requiring more programming cycles above +125°C.
- 6: DS80243 Table 1 refers to various revisions of the PIC16F685, but operation above +125°C will only be available for revision A6 or later.
- 7: The +150°C version of the PIC16F685 will not be offered in PDIP. It will only be offered in SSOP, SOIC, and QFN.

Parameter	Source/Sink	Value	Units
Max. Current: VDD	Source	20	mA
Max. Current: Vss	Sink	50	mA
Max. Current: Pin	Source	5	mA
Max. Current: Pin	Sink	10	mA
Max. Pin Current: at Voн	Source	3	mA
Max. Pin Current: at VoL	Sink	8.5	mA
Max. Port Current: A, B, and C combined	Source	20	mA
Max. Port Current: A, B, and C combined	Sink	50	mA
Max. Junction Temperature		155	⊃°

TABLE 17-17: ABSOLUTE MAXIMUM RATINGS

Note: Stresses above those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure above maximum rating conditions for extended periods may affect device reliability.





FIGURE 17-21: HFINTOSC FREQUENCY ACCURACY OVER DEVICE VDD AND TEMPERATURE



© 2005-2015 Microchip Technology Inc.

TABLE 17-18:ADC CLOCK PERIOD (TAD) Vs. DEVICE OPERATING FREQUENCIES (VDD \geq 3.0V,
VREF \geq 2.5V)

ADC Clock F	Period (TAD)	Device Frequency (Fosc)					
ADC Clock Source	ADCS<2:0>	20 MHz	8 MHz	4 MHz	1 MHz		
Fosc/2	000	100 ns	250 ns	500 ns	2.0 μs		
Fosc/4	100	200 ns	500 ns	1.0 μs	4.0 μs		
Fosc/8	001	400 ns	1.0 μs	2.0 μs	8.0 μs		
Fosc/16	101	800 ns	2.0 μs	4.0 μs	16.0 μs		
Fosc/32	010	1.6 μs	4.0 μs	8.0 μs	32.0 μs		
Fosc/64	110	3.2 μs	8.0 μs	16.0 μs	64.0 μs		
Frc	x11	2-6 μs	2-6 μs	2-6 μs	2-6 μs		

Legend: Shaded cells should not be used for conversions at temperatures above +125°C.

Note 1: TAD must be between 1.6 μ s and 4.0 μ s.

Param	Device		T				Condition
No.	Characteristics	Min.	Тур.	Max.	Units	Vdd	Note
D001	Vdd	2.1	_	5.5	V	_	Fosc ≤ 8 MHz: HFINTOSC, EC
		2.1	_	5.5	V	_	Fosc ≤ 4 MHz
D010	Supply Current (IDD)	_	_	47		2.1	E 00.111
		_	_	69	μA	3.0	Fosc = 32 kHz LP Oscillator
		—		108		5.0	
D011		—		357		2.1	
		—		533	μA	3.0	Fosc = 1 MHz XT Oscillator
		—		729		5.0	
D012		—		535	μA	2.1	
		—		875	μΛ	3.0	Fosc = 4 MHz XT Oscillator
		—		1.32	mA	5.0	
D013		—		336		2.1	
		—		477	μA	3.0	Fosc = 1 MHz EC Oscillator
		—		777		5.0	
D014		—		505	μA	2.1	
		—		724	μι	3.0	Fosc = 4 MHz EC Oscillator
		—		1.30	mA	5.0	
D015		—		51	μA	2.1	
		—		92	μι	3.0	Fosc = 31 kHz LFINTOSC
		—		117	mA	5.0	
D016		—		665	μA	2.1	
		—		970	μιτ	3.0	Fosc = 4 MHz HFINTOSC
		—		1.56	mA	5.0	
D017		—		936	μΑ	2.1	
		—		1.34	mA	3.0	Fosc = 8 MHz HFINTOSC
		—		2.27	110 (5.0	
D018		—	_	605	μA	2.1	
				903	μι	3.0	Fosc = 4 MHz EXTRC
				1.43	mA	5.0	
D019			_	6.61	mA	4.5	Fosc = 20 MHz
		_	_	7.81		5.0	HS Oscillator

TABLE 17-19: DC CHARACTERISTICS FOR IDD SPECIFICATIONS FOR PIC16F685/687/689/690-H (High Temp.)

Param	Device	L Inclusion		T			Condition
No.	Characteristics	Units	Min.	Тур.	Max.	Vdd	Note
D020E	Power Down Base	_		27		2.1	IPD Base: WDT, BOR,
	Current (IPD)	_	_	29	μA	3.0	Comparators, VREF and
		_	_	32		5.0	T10sc disabled
D021E		—	_	55		2.1	
		_	_	59	μA	3.0	WDT Current
		_	_	69		5.0	
D022E		—	_	75	A	3.0	BOR Current
		_	_	147	μA	5.0	
D023E		_	_	73		2.1	
		—	_	117	μA	3.0	Comparator current, both comparators enabled
		_	_	235		5.0	
D024E		_	_	102	μA	2.1	
		—	—	128		3.0	CVREF current, high range
		_	_	170		5.0	
D024AE		_		133		2.1	
				167	μΑ	3.0	CVREF current, low range
				222		5.0	
D025E		_		36		2.1	
		—		41	μΑ	3.0	T10sc current, 32 kHz
				47		5.0	
D026E		—		22		3.0	Analog-to-Digital current,
		—	_	24	μA	5.0	no conversion in progress
D027E		—		189		3.0	VP6 current (Fixed Voltage
		_		250	μA	5.0	Reference)

TABLE 17-20: DC CHARACTERISTICS FOR IPD SPECIFICATIONS FOR PIC16F685/687/689/690-H (High Temp.) (High Temp.)

TABLE 17-21: LEAKAGE CURRENT SPECIFICATIONS FOR PIC16F685/687/689/690-H (High Temp.)

Param No.	Sym.	Characteristic	Min.	Тур.	Max.	Units	Conditions
D061	lı∟	Input Leakage Current ⁽¹⁾ (RA3/MCLR)	—	±0.5	±5.0	μA	$VSS \leq VPIN \leq VDD$
D062	lı∟	Input Leakage Current ⁽²⁾ (RA3/MCLR)	50	250	400	μA	VDD = 5.0V

Note 1: This specification applies when RA3/MCLR is configured as an input with the pull-up disabled. The leakage current for the RA3/MCLR pin is higher than for the standard I/O port pins.

2: This specification applies when RA3/MCLR is configured as the MCLR reset pin function with the weak pull-up enabled.

TABLE 17-22: DATA EEPROM MEMORY ENDURANCE SPECIFICATIONS FOR PIC16F685/687/689/690-H (High Temp.)

Param No.	Sym.	Characteristic	Min.	Тур.	Max.	Units	Conditions
D120A	ED	Byte Endurance	5K	50K	-	E/W	$126^{\circ}C \leq TA \leq 150^{\circ}C$

	17 20.			0.0.00		00,000		
Param No.	Sym.	Characteristic	Frequency Tolerance	Min.	Тур.	Max.	Units	Conditions
OS08	INTosc	Int. Calibrated INTOSC Freq. ⁽¹⁾	±7.5%	7.4	8.0	8.6	MHz	$\begin{array}{l} 2.1V \leq V \text{DD} \leq 5.5V \\ \text{-40}^\circ\text{C} \leq \text{TA} \leq 150^\circ\text{C} \end{array}$

TABLE 17-23: OSCILLATOR PARAMETERS FOR PIC16F685/687/689/690-H (High Temp.)

Note 1: To ensure these oscillator frequency tolerances, VDD and Vss must be capacitively decoupled as close to the device as possible. 0.1 μF and 0.01 μF values in parallel are recommended.

TABLE 17-24: WATCHDOG TIMER SPECIFICATIONS FOR PIC16F685/687/689/690-H (High Temp.)

Param No.	Sym.	Characteristic	Min.	Тур.	Max.	Units	Conditions
31		Watchdog Timer Time-out Period (No Prescaler)	10	20	70	ms	150°C Temperature

TABLE 17-25: BROWN-OUT RESET SPECIFICATIONS FOR PIC16F685/687/689/690-H (High Temp.)

Param No.	Sym.	Characteristic	Min.	Тур.	Max.	Units	Conditions
35	VBOR	Brown-Out Reset Voltage	2.0		2.3	V	150°C Temperature

TABLE 17-26: COMPARATOR SPECIFICATIONS FOR PIC16F685/687/689/690-H (High Temp.)

Param No.	Sym.	Characteristic	Min.	Тур.	Max.	Units	Conditions
CM01	Vos	Input Offset Voltage		±5	±20	mV	(Vdd - 1.5)/2

18.0 DC AND AC CHARACTERISTICS GRAPHS AND TABLES

The graphs and tables provided in this section are for **design guidance** and are **not tested**.

In some graphs or tables, the data presented are **outside specified operating range** (i.e., outside specified VDD range). This is for **information only** and devices are ensured to operate properly only within the specified range.

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore, outside the warranted range.

"Typical" represents the mean of the distribution at 25°C. "Maximum" or "minimum" represents (mean + 3σ) or (mean - 3σ) respectively, where σ is a standard deviation, over each temperature range.




FIGURE 18-1: TYPICAL IDD vs. Fosc OVER VDD (EC MODE)








FIGURE 18-3: TYPICAL IDD vs. Fosc OVER VDD (HS MODE)






























FIGURE 18-9: MAXIMUM IDD vs. VDD OVER Fosc (EXTRC MODE)













FIGURE 18-12: MAXIMUM IDD vs. Fosc OVER VDD (HFINTOSC MODE)










FIGURE 18-15: COMPARATOR IPD vs. VDD (BOTH COMPARATORS ENABLED)












FIGURE 18-16: BOR IPD vs. VDD OVER TEMPERATURE











FIGURE 18-20: WDT PERIOD vs. TEMPERATURE OVER VDD (5.0V)












FIGURE 18-23: TYPICAL VP6 REFERENCE IPD vs. VDD (25°C)



















© 2005-2015 Microchip Technology Inc.





FIGURE 18-29: VOH vs. IOH OVER TEMPERATURE (VDD = 5.0V)








FIGURE 18-31: SCHMITT TRIGGER INPUT THRESHOLD VIN vs. VDD OVER TEMPERATURE



© 2005-2015 Microchip Technology Inc.










FIGURE 18-33: COMPARATOR RESPONSE TIME (FALLING EDGE)











FIGURE 18-36: TYPICAL HFINTOSC START-UP TIMES vs. VDD OVER TEMPERATURE











FIGURE 18-39: TYPICAL HFINTOSC FREQUENCY CHANGE vs. VDD (25°C)














FIGURE 18-43: TYPICAL VP6 REFERENCE VOLTAGE vs. VDD (25°C)








FIGURE 18-45: TYPICAL VP6 REFERENCE VOLTAGE OVER TEMPERATURE (5V)







FIGURE 18-47: TYPICAL VP6 REFERENCE VOLTAGE DISTRIBUTION (3V, 85°C)

























FIGURE 18-53: TYPICAL VP6 REFERENCE VOLTAGE DISTRIBUTION (5V, -40°C)

19.0 PACKAGING INFORMATION

19.1 Package Marking Information

20-Lead PDIP




20-Lead SOIC (7.50 mm)



20-Lead SSOP



20-Lead QFN




Example


Example



Example



Example





Legend	XXX Y YY WW NNN (e3) *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package.				
	In the event the full Microchip part number cannot be marked on one line, be carried over to the next line, thus limiting the number of ava characters for customer-specific information.					

19.2 Package Details

The following sections give the technical details of the packages.

20-Lead Plastic Dual In-Line (P) – 300 mil Body [PDIP]





	Units			INCHES			
Dimens	sion Limits	MIN	NOM	MAX			
Number of Pins	Ν		20				
Pitch	е		.100 BSC				
Top to Seating Plane	Α	-	-	.210			
Molded Package Thickness	A2	.115	.130	.195			
Base to Seating Plane	A1	.015	-	-			
Shoulder to Shoulder Width	E	.300	.310	.325			
Molded Package Width	E1	.240	.250	.280			
Overall Length	D	.980	1.030	1.060			
Tip to Seating Plane	L	.115	.130	.150			
Lead Thickness	С	.008	.010	.015			
Upper Lead Width	b1	.045	.060	.070			
Lower Lead Width	b	.014	.018	.022			
Overall Row Spacing §	eB	_	-	.430			

Notes:


- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.


Microchip Technology Drawing C04-019B


20-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



TOP VIEW









Microchip Technology Drawing C04-094C Sheet 1 of 2

20-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





VIEW C

	Units			MILLIMETERS			
Dimension Lim	nits	MIN	NOM	MAX			
Number of Pins	N		20				
Pitch	е		1.27 BSC				
Overall Height	Α	-	-	2.65			
Molded Package Thickness	A2	2.05	-	-			
Standoff §	A1	0.10	-	0.30			
Overall Width	E		10.30 BSC				
Molded Package Width	E1	7.50 BSC					
Overall Length	D		12.80 BSC				
Chamfer (Optional)	h	0.25	-	0.75			
Foot Length	L	0.40	-	1.27			
Footprint	L1		1.40 REF				
Lead Angle	Θ	0°	-	-			
Foot Angle	φ	0°	-	8°			
Lead Thickness	С	0.20	-	0.33			
Lead Width	b	0.31	-	0.51			
Mold Draft Angle Top	α	5°	_	15°			
Mold Draft Angle Bottom	β	5°	-	15°			


Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- 3. Dimension D does not include mold flash, protrusions or gate burrs, which shall not exceed 0.15 mm per end. Dimension E1 does not include interlead flash or protrusion, which shall not exceed 0.25 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.
- 5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing No. C04-094C Sheet 2 of 2

20-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E		1.27 BSC	
Contact Pad Spacing	С		9.40	
Contact Pad Width (X20)	X			0.60
Contact Pad Length (X20)	Y			1.95
Distance Between Pads	Gx	0.67		
Distance Between Pads	G	7.45		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2094A

20-Lead Plastic Shrink Small Outline (SS) – 5.30 mm Body [SSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS		
Dimensio	on Limits	MIN	NOM	MAX	
Number of Pins	Ν	20			
Pitch	е	0.65 BSC			
Overall Height	Α	-	-	2.00	
Molded Package Thickness	A2	1.65	1.75	1.85	
Standoff	A1	0.05	-	-	
Overall Width	Е	7.40	7.80	8.20	
Molded Package Width	E1	5.00	5.30	5.60	
Overall Length	D	6.90	7.20	7.50	
Foot Length	L	0.55	0.75	0.95	
Footprint	L1	1.25 REF			
Lead Thickness	С	0.09	-	0.25	
Foot Angle	ф	0°	4°	8°	
Lead Width	b	0.22	-	0.38	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.20 mm per side.


- 3. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-072B

20-Lead Plastic Shrink Small Outline (SS) - 5.30 mm Body [SSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E		0.65 BSC	
Contact Pad Spacing	С		7.20	
Contact Pad Width (X20)	X1			0.45
Contact Pad Length (X20)	Y1			1.75
Distance Between Pads	G	0.20		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2072A

20-Lead Plastic Quad Flat, No Lead Package (ML) – 4x4x0.9 mm Body [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS		
	Dimension Limits	MIN	NOM	MAX	
Number of Pins	N		20		
Pitch	e		0.50 BSC		
Overall Height	А	0.80	0.90	1.00	
Standoff	A1	0.00	0.02	0.05	
Contact Thickness	A3	0.20 REF			
Overall Width	E		4.00 BSC		
Exposed Pad Width	E2	2.60	2.70	2.80	
Overall Length	D	4.00 BSC			
Exposed Pad Length	D2	2.60	2.70	2.80	
Contact Width	b	0.18	0.25	0.30	
Contact Length	L	0.30	0.40	0.50	
Contact-to-Exposed Pad	К	0.20	-	_	

Notes:


- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated.
- 3. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-126B

20-Lead Plastic Quad Flat, No Lead Package (ML) - 4x4 mm Body [QFN] With 0.40 mm Contact Length





Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E		0.50 BSC	
Optional Center Pad Width	W2			2.50
Optional Center Pad Length	T2			2.50
Contact Pad Spacing	C1		3.93	
Contact Pad Spacing	C2		3.93	
Contact Pad Width	X1			0.30
Contact Pad Length	Y1			0.73
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2126A

APPENDIX A: DATA SHEET REVISION HISTORY

Revision A (March 2005)

This is a new data sheet.

Revision B (May 2006)

Added 631/677 part numbers; Added pin summary tables after pin diagrams; Incorporated Golden Chapters.

Revision C (July 2006)

Revised Section 4.2.1, ANSEL and ANSELH Registers; Register 4-3, ANSEL Analog Select; Added Register 4-4, ANSELH Analog Select High; Section 11.3.2, Revised CCP1<1:0> to DC1B<1:0>; Section 11.3.7, Number 4 - Revised CCP1 to DC1B; Figure 11-5, Revised CCP1 to DC1B; Table 11-4, Revised P1M to P1M<1:0>; Section 12.3.1, Revised Paragraph 3; Revised Note 2; Revised Figure 12-6 Title.

Revision D (February 2007)

Removed Preliminary status; Changed PICmicro to PIC; Replaced Dev. Tool Section; Replaced Package Drawings.

Revision E (March 2008)

Add Char Data charts; Updated EUSART Golden Chapter; Updated the Electrical Specification section; Updated Package Drawings as needed.

Revision F (April 2015)

Added Section 17.8: High Temperature Operation in the Electrical Specifications section.

APPENDIX B: MIGRATING FROM OTHER PIC[®] DEVICES

This discusses some of the issues in migrating from other PIC devices to the PIC16F6XX Family of devices.

B.1 PIC16F676 to PIC16F685

TABLE B-1: FEATURE COMPARISON

Feature	PIC16F676	PIC16F685
Max Operating Speed	20 MHz	20 MHz
Max Program Memory (Words)	1024	4096
SRAM (bytes)	64	128
A/D Resolution	10-bit	10-bit
Data EEPROM (Bytes)	128	256
Timers (8/16-bit)	1/1	2/1
Oscillator Modes	8	8
Brown-out Reset	Y	Y
Internal Pull-ups	RA0/1/2/4/5	RA0/1/2/4/5, MCLR
Interrupt-on-change	RA0/1/2/3/4/5	RA0/1/2/3/4/5
Comparator	1	2
ECCP+	N	Y
Ultra Low-Power Wake-up	N	Y
Extended WDT	N	Y
Software Control Option of WDT/BOR	N	Y
INTOSC Frequencies	4 MHz	31 kHz-8 MHz
Clock Switching	N	Y

Note: This device has been designed to perform to the parameters of its data sheet. It has been tested to an electrical specification designed to determine its conformance with these parameters. Due to process differences in the manufacture of this device, this device may have different performance characteristics than its earlier version. These differences may cause this device to perform differently in your application than the earlier version of this device.

THE MICROCHIP WEB SITE

Microchip provides online support via our web site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://www.microchip.com/support

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO. Device T	X /XX XXX emperature Package Pattern Range	 Examples: a) PIC16F685 - I/ML 301 = Industrial temp., QFN package, QTP pattern #301. b) PIC16F689 - I/SO = Industrial temp., SOIC
Device:	PIC16F631 ⁽¹⁾ , PIC16F677 ⁽¹⁾ , PIC16F685 ⁽¹⁾ , PIC16F687 ⁽¹⁾ , PIC16F689 ⁽¹⁾ , PIC16F690 ⁽¹⁾ ; VDD range 2.0V to 5.5V	 package. c) PIC16F690T - E/SS = Extended temp., SSOP package.
Temperature Range:	$ \begin{array}{rcl} I &=& -40^{\circ}\text{C to} & +85^{\circ}\text{C} & (\text{Industrial}) \\ E &=& -40^{\circ}\text{C to} & +125^{\circ}\text{C} & (\text{Extended}) \end{array} $	
Package:	ML = QFN (Quad Flat, no lead) P = PDIP SO = SOIC SS = SSOP	Note 1: T = in tape and reel SSOP, SOIC and
Pattern:	QTP, SQTP, Code or Special Requirements (blank otherwise)	QFN packages only.

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, flexPWR, JukeBlox, KEELOQ, KEELOQ logo, Kleer, LANCheck, MediaLB, MOST, MOST logo, MPLAB, OptoLyzer, PIC, PICSTART, PIC³² logo, RightTouch, SpyNIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

The Embedded Control Solutions Company and mTouch are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, ECAN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, KleerNet, KleerNet logo, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, RightTouch logo, REAL ICE, SQI, Serial Quad I/O, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademarks of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2005-2015, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-63277-235-0

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEEL0Q® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and mulfacture of development systems is ISO 9001:2000 certified.



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Cleveland Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI Tel: 248-848-4000

Houston, TX Tel: 281-894-5983 Indianapolis

Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110

Canada - Toronto Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway

Harbour City, Kowloon Hong Kong Tel: 852-2943-5100 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Dongguan Tel: 86-769-8702-9880

China - Hangzhou Tel: 86-571-8792-8115 Fax: 86-571-8792-8116

China - Hong Kong SAR Tel: 852-2943-5100 Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8864-2200 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

ASIA/PACIFIC

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-3019-1500

Japan - Osaka Tel: 81-6-6152-7160 Fax: 81-6-6152-9310

Japan - Tokyo Tel: 81-3-6880- 3770 Fax: 81-3-6880-3771

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung Tel: 886-7-213-7828

Taiwan - Taipei Tel: 886-2-2508-8600 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Dusseldorf Tel: 49-2129-3766400

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Germany - Pforzheim Tel: 49-7231-424750

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Venice Tel: 39-049-7625286

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Poland - Warsaw Tel: 48-22-3325737

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Stockholm Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820

01/27/15